

General Description

The MAX9770/MAX9772 combine a mono, filterless, Class D speaker amplifier and stereo DirectDriveTM headphone amplifiers in a single device. The MAX9770/ MAX9772 operate from a single 2.5V to 5.5V supply and include features that reduce external component count, system cost, board space, and offer improved audio reproduction.

The speaker amplifiers make use of Maxim's patented Class D architecture, providing Class AB performance with Class D efficiency, conserving board space, and extending battery life. The speaker amplifiers deliver 1.2W into an 8Ω load while offering efficiencies above 85%. A spread-spectrum modulation scheme reduces radiated emissions caused by the modulation frequency. Furthermore, the MAX9770/MAX9772 oscillators can be synchronized to an external clock through the SYNC input, avoiding possible problem frequencies inside a system. The speaker amplifier features THD+N as low as 0.025%, high 70dB PSRR, and SNR in excess of 90dB.

The headphone amplifiers feature Maxim's patented DirectDrive architecture that produces a ground-referenced output from a single supply, eliminating the need for large DC-blocking capacitors. The headphone amplifiers deliver up to 80mW into a 16Ω load, feature low 0.015% THD+N, high 85dB PSRR, and ±8kV ESD-protected outputs. A headphone sense input detects the presence of a headphone, and automatically configures the amplifiers for either speaker or headphone mode.

The MAX9770/MAX9772 include internally set, logicselectable gain, and a comprehensive input multiplexer/mixer, allowing multiple audio sources to be selected and for true mono reproduction of a stereo source in speaker mode. Industry-leading click-and-pop suppression eliminates audible transients during power and shutdown cycles. A low-power shutdown mode decreases supply current consumption to 0.1µA, further extending battery life.

The MAX9770 is offered in space-saving, thermally efficient 28-pin TQFN (5mm x 5mm x 0.8mm) and 28-pin TSSOP packages, while the MAX9772 is offered in a tiny (2.54mm x 2.54mm x 0.62mm) 25-bump chip-scale package (UCSP™). The MAX9770/MAX9772 feature thermal-overload and output short-circuit protection, and are specified over the extended -40°C to +85°C temperature range.

Applications

Cellular Phones

PDAs

Compact Notebooks

CSP is a trademark of Maxim Integrated Products, Inc.

Features

- 1.2W Filterless Class D Amplifiers Pass FCC Class B Radiated EMI Standards with 100mm of Cable
- Patented Spread-Spectrum Mode Offers 5dB EMI **Improvement over Conventional Methods**
- ♦ 80mW DirectDrive Headphone Amplifier **Eliminates Bulky DC-Blocking Capacitors**
- ♦ High 85dB PSRR at 217Hz
- ♦ 85% Efficiency
- ♦ Low 0.015% THD+N
- ♦ Industry-Leading Click-and-Pop Suppression
- ♦ Integrated 2-Way Input Mixer/Multiplexer (MAX9772)
- Integrated 3-Way Input Mixer/Multiplexer (MAX9770)
- Logic-Adjustable Gain
- Short-Circuit and Thermal Protection
- Available in Space-Saving, Thermally Efficient **Packages**


Ordering Information

PART	PIN- PACKAGE	PKG CODE	SELECTABLE INPUTS
MAX9770ETI+	28 TQFN-EP*	T2855N-1	2 stereo, 1 mono
MAX9770EUI	28 TSSOP	U28-1	2 stereo, 1 mono
MAX9772EBA-T	5 x 5 UCSP	B25-1	1 stereo, 1 mono

Note: All devices specified over the -40°C to +85°C operating temperature range.

Pin Configuration appears at end of data sheet.

Simplified Block Diagram



^{*}EP = Exposed paddle.

⁺Denotes lead-free package.

ABSOLUTE MAXIMUM RATINGS

	0.3V to +0.3V
V _{DD} to PV _{DD} to CPV _{DD}	0.3V to +0.3V
V _{DD} to GND	+6V
PV _{DD} to PGND	+6V
	+6V
	6V
	6V
	(PVss - 0.3V) to (CPGND + 0.3V)
	±3V
All Other Pins to GND	0.3V to $(V_{DD} + 0.3V)$
Continuous Current Into/Out of	rf:
PVDD, PGND, OUT	600mA
PVss	260mA
Duration of HPOUT_ Short Cir	cuit to V _{DD} , PV _{DD} ,
GND, PGND	Continuous

Duration of Short Circuit Between HPOUTL and HPOUTR	Continuous
Duration of OUT_ Short Circuit to VDD, PVDD, GND	
Duration of Short Circuit Between OUT+ and OUT-	
Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
5 x 5 UCSP (derate 15.85mW/°C above +70°C)	1.268W
28-Pin TQFN (derate 20.8mW/°C above +70°C)	1667mW
28-Pin TSSOP (derate 12.8mW°C above +70°C)	1026mW
Junction Temperature	+150°C
Operating Temperature Range40	0°C to +85°C
Storage Temperature Range65°	°C to +150°C
Bump Temperature (soldering) Reflow	+235°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = PV_{DD} = CPV_{DD} = 3.3V, GND = PGND = CPGND = 0V, \overline{SHDN} = 3.3V, C1 = C2 = 1\mu F, C_{BIAS} = 0.047\mu F, SYNC = GND, R_L = \infty$, speaker load connected between OUT+ and OUT-, headphone load connected between HPOUT_ and GND, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS			MIN	TYP	MAX	UNITS	
GENERAL	1								
Supply Voltage Range	V _{DD}	Inferred fr	om PS	RR test		2.5		5.5	V
Quiacant Supply Current	las	No load		Headpho	one mode		5.5	10	m ^
Quiescent Supply Current	lDD	No load		Speaker	mode		5.2	7.5	mA
Shutdown Supply Current	ISHDN	SHDN = H	HPS = (GND			0.1	10	μΑ
Shutdown to Full Operation	toN						50		ms
Input Impedance	R _{IN}	(Note 3)		MONO		7	10		kΩ
Input impedance	1 IIM	(11016-3)		INL_, INF	<u> </u>	14	20		N32
Bias Voltage	V _{BIAS}					1.1	1.25	1.4	V
Feedthrough		From any unselected input to any output, f = 10kHz			any output,		70		dB
SPEAKER AMPLIFIER (GAIN1 =	GAIN2 = V _{DI}	D, HPS = G	ND)						
Output Offset Voltage	Vos						±15	±70	mV
			V _{DD}	= 2.5V to	MAX9770	50	70		
			5.5V	$T_{A} = +25^{\circ}C$	MAX9772	48			
Power-Supply Rejection Ratio	PSRR	(Note 4)	VRIP	PLE = 200mVp	_{-P} , f = 217Hz		70		dB
			VRIPI	PLE = 200mVp	-P, f = 1kHz		68		
	VRIPPLE = 200m\		PLE = 200mVp	_{-P} , f = 20kHz		50			
		f = 1kHz,		\/== 2.0\/	$R_L = 8\Omega$		550		
Output Power	Pout	THD+N =			$R_L = 4\Omega$		900		i mW
Output i owei		GAIN1 = 1, $GAIN2 = 0$		$V_{DD} = 5V$	$R_L = 8\Omega$		1200		

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = PV_{DD} = CPV_{DD} = 3.3V, GND = PGND = CPGND = 0V, \overline{SHDN} = 3.3V, C1 = C2 = 1\mu F, C_{BIAS} = 0.047\mu F, SYNC = GND, R_L = \infty$, speaker load connected between OUT+ and OUT-, headphone load connected between HPOUT_ and GND, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Notes 1, 2)

PARAMETER	SYMBOL		C	ONDI	TIONS		MIN	TYP	MAX	UNITS	
		$R_L = 8\Omega$,	Pout =	: 300n	∩W, f = 1	kHz		0.025			
Total Harmonic Distortion Plus	THD+N	$R_L = 4\Omega$, $P_{OUT} = 300$ mW, $f = 1$ kHz				0.03		%			
Noise	ITIDTIN	MAX9772	2, R _L = 8	3Ω, P(OUT = 50	OmW,		0.1		70	
		f = 1kHz						0.1			
Signal-to-Noise Ratio	SNR	$R_L = 8\Omega$,		2V _{RN}	ns, A-we	ighted		85.9		dB	
		SYNC = 0					980	1100	1220		
Output Switching Frequency	fS	SYNC = F	FLOAT				1280	1450	1620	kHz	
	.0	SYNC = \	/ _{DD}					1220 ±120kHz			
SYNC Frequency Lock Range							800		2000	kHz	
Efficiency	η	Po = 100	0mW, f	= 1kF	Ηz			85		%	
		GAIN1 =	0, GAIN	V2 = C)			6			
0	İ .	GAIN1 =	0, GAIN	N2 = 1				3		j	
Gain (MAX9770)	Av	GAIN1 =	1, GAIN	N2 = 0)			9		dB	
		GAIN1 =	1, GAIN	N2 = 1				0		1	
		GAIN1 =	0, GAIN	V2 = 0)			15.6			
Gain (MAY9772)	A _V	GAIN1 = 0, GAIN2 = 1				12		dB			
Gain (MAX9772)		GAIN1 = 1, GAIN2 = 0				20					
		GAIN1 =	1, GAIN	V2 = 1				6			
Gain Accuracy									±5	%	
Speaker Path Off-Isolation		$HPS = V_{D}$ f = 1kHz	D, head	dphor	ne amplif	ier active,		102		dB	
		weighted, 32 (samples per second I		Into shu	tdown		-76				
Click-and-Pop Level	KCP					hutdown		-55		dB	
Olick and 1 op Level	NCP			ond	Into mut			-83		L GB	
		(Notes 4, 5) Out of mute				-69					
HEADPHONE AMPLIFIER (GAIN	1 = 1, GAIN2	1								1	
Output Offset Voltage	Vos	MAX9770						±5	±10	mV	
		MAX9772							±14		
						$T_A = +25^{\circ}C$	65	76		_	
			MAX9 $f = 21$		/RIPPLE =	= 200mV _{P-P} ,		75			
Power-Supply Rejection Ratio	PSRR	(Note 4)	MAX9		/RIPPLE =	= 200mV _{P-P} ,		85		dB	
					00mVp_F	o. f = 1kHz		82			
			$V_{RIPPLE} = 200 \text{mV}_{P-P}, f = 1 \text{kHz}$ $V_{RIPPLE} = 200 \text{mV}_{P-P}, f = 20 \text{kHz}$			56		j			
		T .05/				$R_L = 32\Omega$	40	55			
		$T_A = +25^\circ$ f = 1kHz,	· (,	V_{DD}	= 3.3V	$R_L = 16\Omega$		40		mW	
Output Power	Pout	THD+N =	1%			$R_L = 32\Omega$		60			
		$(N_{-+-}, 0)$ $VDD = 5V$		$R_L = 16\Omega$		80		-			

ELECTRICAL CHARACTERISTICS (continued)


 $(V_{DD} = PV_{DD} = CPV_{DD} = 3.3V, GND = PGND = CPGND = 0V, \overline{SHDN} = 3.3V, C1 = C2 = 1\mu F, C_{BIAS} = 0.047\mu F, SYNC = GND, R_L = \infty$, speaker load connected between OUT+ and OUT-, headphone load connected between HPOUT_ and GND, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Notes 1, 2)


PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS	
Total Harmonic Distortion Plus	THD+N	$R_L = 32\Omega$, $P_{OUT} = 50$	mW, f = 1kHz		0.015		%	
Noise	HIDTN	$R_L = 16\Omega$, $P_{OUT} = 35$	mW, f = 1kHz		0.03		/0	
Signal-to-Noise Ratio	SNR	$R_L = 32\Omega$, $V_{OUT} = 30$ BW = 22Hz to 22kHz	0mV _{RMS} ,		101		dB	
Crosstalk		Between channels, f = V _{IN} = 200mV _{P-P}	= 1kHz,		80		dB	
Headphone Off-Isolation		HPS = GND, speaker f = 1kHz	amplifier active,		96		dB	
		Peak voltage, A-	Into shutdown		-58			
Click-and-Pop Level	KCP	weighted, 32	Out of shutdown		-53		dBV	
Chek and 1 op 2000	NOF	samples per second	Into mute		-92			
		(Notes 4, 5)	Out of mute		-73			
Capacitive-Load Drive	CL				1000		pF	
		GAIN1 = 0, GAIN2 = 0			7			
Gain	Av	GAIN1 = 0, GAIN2 = 1			4		dB	
Gaill	AV	GAIN1 = 1, GAIN2 = 0			-2		ub	
		GAIN1 = 1, GAIN2 = 1			1			
Gain Accuracy						±2.5	%	
ESD Protection		HPOUTR, HPOUTL, II	EC Air Discharge		±8		kV	
DIGITAL INPUTS (SHDN, SYNC, I	HPS, GAIN_	, SEL_)	-	1				
Input Voltage High	VIH			2			V	
Input Voltage Low	VIL					0.8	V	
		SYNC input		±25		±25		
Input Leakage Current (Note 6)		All other logic inputs				±1	μΑ	
HPS Input Current		HPS = GND				-10	μΑ	


- Note 1: All devices are 100% production tested at +25°C. All temperature limits are guaranteed by design.
- **Note 2:** Speaker amplifier testing performed with a resistive load in series with an inductor to simulate an actual speaker load. For $R_L = 4\Omega$, $L = 47\mu H$. For $R_L = 8\Omega$, $L = 68\mu H$.
- Note 3: Guaranteed by design, not production tested.
- Note 4: Inputs AC-coupled to GND.
- Note 5: Speaker mode testing performed with an 8Ω resistive load in series with a 68μH inductive load connected across BTL output. Headphone mode testing performed with a 32Ω resistive load connected to GND. Mode transitions are controlled by SHDN. KCP level is calculated as: 20 x log [(peak voltage during mode transition, no input signal)/(peak voltage under normal operation at rated power level)]. Units are expressed in dB. Measured with VDD = 5V.
- **Note 6:** SYNC has a $200k\Omega$ resistor to $V_{RFF} = 1.25V$.


Typical Operating Characteristics


 $(MAX9770\ V_{DD}=3.3V,\ BW=22Hz\ to\ 22kHz,\ GAIN1=1,\ GAIN2=0,\ spread-spectrum\ mode,\ headphone\ outputs\ in\ phase,\ unless\ otherwise\ noted.)$






















Typical Operating Characteristics (continued)


 $(MAX9770\ V_{DD}=3.3V,\ BW=22Hz\ to\ 22kHz,\ GAIN1=1,\ GAIN2=0,\ spread-spectrum\ mode,\ headphone\ outputs\ in\ phase,\ unless\ otherwise\ noted.)$





Typical Operating Characteristics (continued)


 $(MAX9770 V_{DD} = 3.3V, BW = 22Hz to 22kHz, GAIN1 = 1, GAIN2 = 0, spread-spectrum mode, headphone outputs in phase, unless otherwise noted.)$

















TOTAL HARMONIC DISTORTION PLUS NOISE









Typical Operating Characteristics (continued)

 $(MAX9770 \ V_{DD} = 3.3V, \ BW = 22Hz \ to \ 22kHz, \ GAIN1 = 1, \ GAIN2 = 0, \ spread-spectrum mode, headphone outputs in phase, unless otherwise noted.)$



Typical Operating Characteristics (continued)

(MAX9770 V_{DD} = 3.3V, BW = 22Hz to 22kHz, GAIN1 = 1, GAIN2 = 0, spread-spectrum mode, headphone outputs in phase, unless otherwise noted.)



0

2.5

0

2.5

4.5

SUPPLY VOLTAGE (V)

5.5

5.5

SUPPLY VOLTAGE (V)

Pin Description

	PIN		NAME	FUNCTION	
TQFN	TSSOP	UCSP	NAIVIL	FONCTION	
1	4	A2	BIAS	Common-Mode Bias Voltage. Bypass with a 0.047µF capacitor to GND.	
2	5	A4	V _{DD}	Power Supply	
3	6	A5	HPOUTR	Right-Channel Headphone Output	
4	7	B4	HPOUTL	Left-Channel Headphone Output	
5	8	B5*	SV _{SS}	Headphone Amplifier Negative Power Supply	
6	9	А3	HPS	Headphone Sense Input	
7	10	E4	CPV _{DD}	Positive Charge-Pump Power Supply	
8	11	B5*	CPV _{SS}	Charge-Pump Output. Connect to SVSS.	
9	12	C5	C1N	Charge-Pump Flying Capacitor Negative Terminal	
10	13	E5	C1P	Charge-Pump Flying Capacitor Positive Terminal	
11	14	D5	CPGND	Charge-Pump Ground	
12	15	C4	SEL1	Select Stereo Channel 1 Inputs. Digital input. Drive SEL1 high to select inputs IN1L and IN1R.	
13	16	_	SEL2	Select Stereo Channel 2 Inputs. Digital input. Drive SEL2 high to select inputs IN2L and IN2R.	
14	17	D4	SELM	Select Mono Channel Input. Digital input. Drive SELM high to select the MONO input.	
15	18	C2	SHDN	Shutdown. Drive SHDN low to disable the device. Connect SHDN to V _{DD} for normal operation.	
16	19	D3	SYNC	Frequency Select and External Clock Input: SYNC = GND: fixed-frequency PWM mode with fs = 1100kHz. SYNC = Float: fixed-frequency PWM mode with fs = 1450kHz. SYNC = Vpp: spread-spectrum PWM mode with fs = 1220kHz ±120kHz. SYNC = Clocked: fixed-frequency PWM mode with fs = external clock frequency.	
17	20	D1, D2	PGND	Speaker Amplifier Power Ground	
18	21	E1	OUT+	Speaker Amplifier Positive Output	
19	22	E3	OUT-	Speaker Amplifier Negative Output	
20	23	E2	PV _{DD}	Speaker Amplifier Power Supply	
21	24	В3	GAIN2	Gain Control Input 2	
22	25	C3	GAIN1	Gain Control Input 1	
23	26	A1	MONO	Mono Channel Input	
24	27	_	IN2L	Stereo Channel 2, Left Input	
25	28	B1	IN1L	Stereo Channel 1, Left Input	
26	1	C1	GND	Ground	
27	2	_	IN2R	Stereo Channel 2, Right Input	
28	3	B2	IN1R	Stereo Channel 1, Right Input	
EP	_	_	EP	Exposed Paddle. Can be left floating or tied to GND.	

^{*}SVss and CPVss are internally connected to the same bump on the MAX9772.

NIXI/N ______

Detailed Description

The MAX9770/MAX9772 combine mono 1.2W Class D speaker amplifiers and stereo 80mW DirectDrive headphone amplifiers with integrated headphone sensing and comprehensive click-and-pop suppression. A mixer/multiplexer allows for selection and mixing between two stereo input sources and a single mono source (MAX9770) or a single stereo input source and a single mono source (MAX9770/ MAX9772 feature PSRR as high as 85dB, THD as low as 0.015%, industry-leading click-and-pop suppression, and a low-power shutdown mode.

Class D Speaker Amplifier

The MAX9770/MAX9772 Class D amplifiers feature true filterless, low-EMI, switch-mode architecture that provides Class AB-like performance with Class D efficiency. Comparators monitor the MAX9770/MAX9772 input and compare the input voltage to a sawtooth waveform. The comparators trip when the input magnitude of the

Table 1. Operating Modes

SYNC INPUT	MODE
GND	FFPWM with f _S = 1100kHz
FLOAT	FFPWM with f _S = 1450kHz
V_{DD}	SSPWM with $f_S = 1220kHz \pm 120kHz$
Clocked	FFPWM with fs = external clock frequency

sawtooth exceeds the corresponding input voltage. The comparator resets at a fixed time after the rising edge of the second comparator trip point, generating a minimum-width pulse toN(min) at the output of the second comparator (Figure 1). As the input voltage increases or decreases, the duration of the pulse at one output increases (the first comparator trip point) while the other output pulse duration remains at toN(min). This causes the net voltage across the speaker (Vout+ - Vout-) to change.




Figure 1. MAX9770/MAX9772 Outputs with an Input Signal Applied

Operating Modes

The switching frequency of the charge pump is 1/2 the switching frequency of the Class D amplifier, regardless of the operating mode. When SYNC is driven externally, the charge pump switches at 1/2 fsync. When SYNC = VDD, the charge pump switches with a spread-spectrum pattern.

Fixed-Frequency Modulation (FFM) Mode

The MAX9770/MAX9772 feature two FFM modes. The FFM modes are selected by setting SYNC = GND for a 1.1MHz switching frequency, and SYNC = FLOAT for a 1.45MHz switching frequency. In FFM mode, the frequency spectrum of the Class D output consists of the fundamental switching frequency and its associated harmonics (see the Wideband FFT graph in the *Typical Operating Characteristics*). The MAX9770/MAX9772 allow the switching frequency to be changed by +32% should the frequency of one or more harmonics fall in a sensitive band. This can be done during operation and does not affect audio reproduction.

Spread-Spectrum Modulation (SSM) Mode

The MAX9770/MAX9772 feature a unique, patented spread-spectrum mode that flattens the wideband spectral components, improving EMI emissions radiated by the speaker and cables by 5dB. Proprietary techniques ensure that the cycle-to-cycle variation of the switching period does not degrade audio reproduction or efficiency (see the Typical Operating Characteristics). Select SSM mode by setting SYNC = VDD. In SSM mode, the switching frequency varies randomly by ±120kHz around the center frequency (1.22MHz). The modulation scheme remains the same, but the period of the sawtooth waveform changes from cycle-to-cycle (Figure 2). Instead of a large amount of spectral energy present at multiples of the switching frequency, the energy is now spread over a bandwidth that increases with frequency. Above a few MHz, the wideband spectrum looks like white noise for EMI purposes (Figure 3).

External Clock Mode

The SYNC input allows the MAX9770/MAX9772 to be synchronized to a system clock (allowing a fully synchronous system), or allocating the spectral components of the switching harmonics to insensitive frequency bands. Applying an external clock of 800kHz

to 2MHz to SYNC synchronizes the switching frequency of both the Class D and charge pump. The period of the SYNC clock can be randomized, enabling the MAX9770/MAX9772 to be synchronized to another spread-spectrum Class D amplifier operating in SSM mode.

Filterless Modulation/Common-Mode Idle

The MAX9770/MAX9772 use Maxim's unique, patented modulation scheme that eliminates the LC filter required by traditional Class D amplifiers, improving efficiency, reducing component count, conserving board space and system cost. Conventional Class D amplifiers output a 50% duty cycle square wave when no signal is present. With no filter, the square wave appears across the load as a DC voltage, resulting in finite load current, increasing power consumption. When no signal is present at the device input, the outputs switch as shown in Figure 4. Because the MAX9770/MAX9772 drive the speaker differentially, the two outputs cancel each other, resulting in no net idle mode voltage across the speaker, minimizing power consumption.

Efficiency

The efficiency of a Class D amplifier is attributed to the region of operation of the output stage transistors. In a Class D amplifier, the output transistors act as current-steering switches and consume negligible additional power. Any power loss associated with the Class D output stage is mostly due to the I*R loss of the MOSFET on-resistance, and guiescent current overhead.

The theoretical best efficiency of a linear amplifier is 78%; however, that efficiency is only exhibited at peak output powers. Under normal operating levels (typical music reproduction levels), efficiency falls below 30%, whereas the MAX9770/MAX9772 still exhibit >80% efficiencies under the same conditions (Figure 5).

DirectDrive

Traditional single-supply headphone drivers have their outputs biased about a nominal DC voltage (typically half the supply) for maximum dynamic range. Large coupling capacitors are needed to block this DC bias from the headphone. Without these capacitors, a significant amount of DC current flows to the headphone, resulting in unnecessary power dissipation and possible damage to both headphone and headphone driver.

NIXIN




Figure 2. MAX9770/MAX9772 Output with an Input Signal Applied (SSM Mode)




Figure 3. MAX9770 EMI with 75mm of Speaker Cable




Figure 4. MAX9770/MAX9772 Output with No Signal Applied

Maxim's patented DirectDrive architecture uses a charge pump to create an internal negative supply voltage. This allows the headphone outputs of the MAX9770/MAX9772 to be biased about GND, almost doubling dynamic range while operating from a single supply. With no DC component, there is no need for the large DC-blocking capacitors. Instead of two large (220µF, typ) tantalum capacitors, the MAX9770/MAX9772 charge pump requires two small ceramic capacitors, which conserves board space, reduces cost, and improves the frequency response of the headphone driver. See the Output Power vs. Charge-Pump Capacitance and Load Resistance graph in the Typical Operating Characteristics for details of the possible capacitor sizes. There is a low DC voltage on the driver outputs due to amplifier offset. However, the offset of the MAX9770/MAX9772 is typical-Iv 5mV, which, when combined with a 32Ω load, results in less than 160µA of DC current flow to the headphones.

In addition to the cost and size disadvantages of the DC-blocking capacitors required by conventional head-phone amplifiers, these capacitors limit the amplifier's low-frequency response and can distort the audio signal.

Previous attempts at eliminating the output-coupling capacitors involved biasing the headphone return (sleeve) to the DC bias voltage of the headphone amplifiers. This method raises some issues:

1) When combining a microphone and headphone on a single connector, the microphone bias scheme typically requires a 0V reference.




Figure 5. MAX9770/MAX9772 Efficiency vs. Class AB Efficiency




Figure 6. HPS Configuration

- The sleeve is typically grounded to the chassis. Using the midrail biasing approach, the sleeve must be isolated from system ground, complicating product design.
- During an ESD strike, the driver's ESD structures are the only path to system ground. Thus, the driver must be able to withstand the full ESD strike.
- 4) When using the headphone jack as a line out to other equipment, the bias voltage on the sleeve may conflict with the ground potential from other equipment, resulting in possible damage to the drivers.

Table 2. MAX9770 Multiplexer/Mixer Settings

CEL 1	SEL1 SEL2 SELI		HEADPHO	ONE MODE	SPEAKER MODE
SELI	SELZ	SELINI	HPOUTL	HPOUTR	SPEAKER MODE
0	0	0	MUTE	MUTE	MUTE
1	0	0	IN1L	IN1R	(IN1L + IN1R) / 2
0	1	0	IN2L	IN2R	(IN2L + IN2R) / 2
0	0	1	MONO	MONO	MONO
1	1	0	(IN1L + IN2L) / 2	(IN1R + IN2R) / 2	(IN1L + IN1R + IN2L + IN2R) / 4
1	0	1	(IN1L + MONO) /2	(IN1R + MONO) / 2	(IN1L + IN1R + MONO x 2) / 4
0	1	1	(IN2L + MONO) / 2	(IN2R + MONO) / 2	(IN2L + IN2R + MONO x 2) / 4
1	1	1	(IN1L + IN2L + MONO) / 3	(IN1R + IN2R + MONO)/3	(IN1L + IN1R + IN2L + IN2R + MONO x 2) / 6

Table 3. MAX9772 Multiplexer/Mixer Settings

SEL1 SELI	CELM	HEADPHO	NE MODE	SPEAKER MODE
	SELIVI	HPOUTL	HPOUTR	SPEARER WODE
0	0	MUTE	MUTE	MUTE
1	0	IN1L	IN1R	(IN1L + IN1R) / 2
0	1	MONO	MONO	MONO
1	1	(IN1L + MONO) /2	(IN1R + MONO) /2	(IN1L + IN1R + MONO x 2) / 4

Charge Pump

The MAX9770/MAX9772 feature low-noise charge pumps. The switching frequency of the charge pump is 1/2 the switching frequency of the Class D amplifier, regardless of the operating mode. When SYNC is driven externally, the charge pumps switch at 1/2 fsync. When SYNC = V_{DD}, the charge pumps switch with a spreadspectrum pattern. The nominal switching frequency is well beyond the audio range, and thus does not interfere with the audio signals, resulting in an SNR of 101dB. The switch drivers feature a controlled switching speed that minimizes noise generated by turn-on and turn-off transients. By limiting the switching speed of the charge pumps, the di/dt noise caused by the parasitic bond wire and trace inductance is minimized. Although not typically required, additional high-frequency noise attenuation can be achieved by increasing the size of C2 (see Typical Application Circuit). The charge pumps are active in both speaker and headphone modes.

Input Multiplexer/Mixer

The MAX9770/MAX9772 feature input multiplexers/mixers that allow multiple audio sources to be selected/mixed. Driving a SEL_ input high selects the input channel (see Tables 2 and 3), and the audio signal is output to the active amplifier. When a stereo path is selected in speaker mode, the left and right inputs are attenuated by 6dB and mixed together, resulting in a

true mono reproduction of a stereo signal. When more than one signal path is selected, the sources are attenuated before mixing to preserve overall amplitude. For example, selecting two sources in headphone mode results in 6dB attenuation of the inputs, while selecting three sources (MAX9770) in headphone mode results in 9.5dB attenuation of the inputs. Tables 2 and 3 show how the input signals are attenuated and mixed for each possible input selection combination.

Headphone Sense Input (HPS)

The headphone sense input (HPS) monitors the headphone jack, and automatically configures the device based upon the voltage applied at HPS. A voltage of less than 0.8V sets the device to speaker mode. A voltage of greater than 2V disables the bridge amplifiers and enables the headphone amplifiers.

For automatic headphone detection, connect HPS to the control pin of a 3-wire headphone jack as shown in Figure 6. With no headphone present, the output impedance of the headphone amplifier pulls HPS to less than 0.8V. When a headphone plug is inserted into the jack, the control pin is disconnected from the tip contact and HPS is pulled to VDD through the internal $800 \text{k}\Omega$ pullup. When driving HPS from an external logic source, ground HPS when the MAX9770/MAX9772 are shut down. Place a $10 \text{k}\Omega$ resistor in series with HPS and the headphone jack to ensure $\pm 8 \text{kV}$ ESD protection.

Table 4. Gain Selection

GAIN1	GAIN2	MAX9770 SPEAKER GAIN (dB)	MAX9772 SPEAKER GAIN (dB)	HEADPHONE GAIN (dB)
0	0	6	15.6	7
0	1	3	12	4
1	0	9	20	-2
1	1	0	6	1

Table 5. Gain Settings with HPS Connection

GAIN1	GAIN2	MAX9770 SPEAKER MODE GAIN (HPS = 0) (dB)	MAX9772 SPEAKER MODE GAIN (HPS = 0) (dB)	HEADPHONE MODE GAIN (HPS = 1) (dB)
HPS	0	6	15.6	-2
HPS	1	3	12	1
0	HPS	6	15.6	4
1	HPS	9	20	1
HPS	HPS	6	15.6	1
0	0	6	15.6	7
0	1	3	12	4
1	0	9	20	-2
1	1	0	6	1

RIAC

The MAX9770/MAX9772 feature internally generated, power-supply independent, common-mode bias voltages referenced to GND. BIAS provides both click-and-pop suppression and sets the DC bias level for the amplifiers. Choose the value of the bypass capacitor as described in the *BIAS Capacitor* section. No external load should be applied to BIAS. Any load lowers the BIAS voltage, affecting the overall performance of the device.

Gain Selection

The MAX9770/MAX9772 feature logic-selectable, internally set gains. GAIN1 and GAIN2 set the gain of the MAX9770/MAX9772 speaker and headphone amplifiers as shown in Table 4.

The MAX9770/MAX9772 can be configured to automatically switch between two gain settings depending on whether the device is in speaker or headphone mode. By driving one or both gain inputs with HPS, the gain of the device changes when a headphone is inserted or removed. For example, the block diagram shows HPS

connected to GAIN2, while GAIN1 is connected to VDD. In this configuration, the gain in speaker mode is 9dB, while the gain in headphone mode is 1dB. The gain settings with the HPS connection are shown in Table 5.

Shutdown

The MAX9770/MAX9772 feature a 0.1 μ A, low-power shutdown mode that reduces quiescent current consumption and extends battery life. Drive SHDN low to disable the drive amplifiers, bias circuitry, and charge pump. Bias is driven to GND and the headphone amplifier output impedance is 10k Ω in shutdown. Connect SHDN to VDD for normal operation.

Click-and-Pop Suppression

Speaker Amplifier

The MAX9770/MAX9772 speaker amplifiers feature comprehensive click-and-pop suppression that eliminates audible transients on startup and shutdown. While in shutdown, the H-bridge is in a high-impedance state. During startup or power-up, the input amplifiers are muted and an internal loop sets the modulator bias voltages to the correct levels, preventing clicks and pops when the H-bridge is subsequently enabled. A soft-start function unmutes the input amplifiers 30ms after startup.

Headphone Amplifier

In conventional single-supply headphone drivers, the output-coupling capacitor is a major contributor of audible clicks and pops. Upon startup, the driver charges the coupling capacitor to its bias voltage, typically half the supply. Likewise, during shutdown, the capacitor is discharged to GND. This results in a DC shift across the capacitor, which in turn, appears as an audible transient at the speaker. Since the MAX9770/MAX9772 headphone amplifiers do not require output-coupling capacitors, this does not arise.

Additionally, the MAX9770/MAX9772 feature extensive click-and-pop suppression that eliminates any audible transient sources internal to the device. The Power-Up/Power-Down Waveform in the *Typical Operating Characteristics* shows that there are minimal spectral components in the audible range at the output upon startup or shutdown.

In most applications, the output of the preamplifier driving the MAX9770/MAX9772 has a DC bias of typically half the supply. During startup, the input-coupling capacitor is charged to the preamplifier's DC bias voltage through the RF of the MAX9770/MAX9772, resulting in a DC shift across the capacitor and an audible clickand-pop. An internal delay of 50ms eliminates the clickand-pop caused by the input filter.

Applications Information

Filterless Operation

Traditional Class D amplifiers require an output filter to recover the audio signal from the amplifier's output. The filters add cost, increase the solution size of the amplifier, and can decrease efficiency. The traditional PWM scheme uses large differential output swings (2 x V_{DD} peak-to-peak) at idle and causes large ripple currents. Any parasitic resistance in the filter components results in a loss of power, lowering efficiency.

The MAX9770/MAX9772 do not require an output filter. The devices rely on the inherent inductance of the speaker coil and the natural filtering of both the speaker and the human ear to recover the audio component of the square-wave output. Eliminating the output filter results in a smaller, less costly, and more efficient solution.

Because the frequency of the MAX9770/MAX9772 output is well beyond the bandwidth of most speakers, voice coil movement due to the square-wave frequency is minimal. Although this movement is small, a speaker not designed to handle the additional power may be damaged. For optimum results, use a speaker with a series inductance >10 μ H. Typical small 8 Ω speakers exhibit series inductances in the range of 20 μ H to 100 μ H.

Output Offset

Unlike Class AB amplifiers, the output offset voltage of a Class D amplifier does not noticeably increase quiescent current draw when a load is applied. This is due to the power conversion of the Class D amplifier. For example, a 15mV DC offset across an 8Ω load results in 1.9mA extra current consumption in a Class AB device. In the Class D case, a 15mV offset into 8Ω equates to an additional power drain of $28\mu W$. Due to the high efficiency of the Class D amplifier, this represents an additional quiescent current draw of $28\mu W/(V_{DD}$ / 100 x $\eta)$, which is on the order of a few microamps.

Power Supplies

The MAX9770/MAX9772 have different supplies for each portion of the device, allowing for the optimum combination of headroom and power dissipation and noise immunity. The speaker amplifiers are powered from PVDD. PVDD ranges from 2.5V to 5.5V. The headphone amplifiers are powered from VDD and SVSS. VDD is the positive supply of the headphone amplifiers and ranges from 2.5V to 5.5V. SVSs is the negative supply of the headphone amplifiers. Connect SVSS to CPVSS. The charge pump is powered by CPVDD. CPVDD ranges from 2.5V to 5.5V and should be the same potential as VDD. The charge pump inverts the voltage

at CPV_{DD}, and the resulting voltage appears at CPV_{SS}. The remainder of the device is powered by V_{DD}.

Component Selection

Input Filter

The input capacitor (C_{IN}), in conjunction with the amplifier input resistance (R_{IN}), forms a highpass filter that removes the DC bias from an incoming signal (see the *Typical Application Circuit*). The AC-coupling capacitor allows the amplifier to bias the signal to an optimum DC level. Assuming zero-source impedance, the -3dB point of the highpass filter is given by:

$$f_{-3dB} = \frac{1}{2\pi R_{IN} C_{IN}}$$

RIN is the amplifier's internal input resistance value given in the *Electrical Characteristics*. Be aware that the MONO input has a lower input impedance than the other inputs. Choose CIN such that f-3dB is below the lowest frequency of interest. Setting f-3dB too high affects the amplifier's low-frequency response. Setting f-3dB too low can affect the click-and-pop performance. Use capacitors with low-voltage coefficient dielectrics, such as tantalum or aluminum electrolytic. Capacitors with high-voltage coefficients, such as ceramics, may result in increased distortion at low frequencies.

Output Filter

The MAX9770/MAX9772 speaker amplifiers do not require an output filter for normal operation and audio reproduction. The devices pass FCC Class B radiated emissions standards with 100mm of unshielded speaker cables. However, output filtering can be used if a design is failing radiated emissions due to board layout or cable length, or if the circuit is near EMI-sensitive devices. Use a common-mode choke connected in series with the speaker outputs if board space is limited and emissions are a concern. Use of an LC filter is necessary if excessive speaker cable is used.

BIAS Capacitor

BIAS is the output of the internally generated DC bias voltage. The BIAS bypass capacitor, C_{BIAS} improves PSRR and THD+N by reducing power supply and other noise sources at the common-mode bias node, and also generates the clickless/popless, startup/shutdown DC bias waveforms for the speaker amplifiers. Bypass BIAS with a 0.047µF capacitor to GND for the MAX9770 and a 1µF capacitor to GND for the MAX9772.

Table 6. Suggested Capacitor Manufacturers

SUPPLIER	PHONE	FAX	WEBSITE
Taiyo Yuden	800-348-2496	847-925-0899	www.t-yuden.com
TDK	807-803-6100	847-390-4405	www.component.tdk.com

Charge-Pump Capacitor Selection

Use capacitors with an ESR less than $100m\Omega$ for optimum performance. Low-ESR ceramic capacitors minimize the output resistance of the charge pump. Most surface-mount ceramic capacitors satisfy the ESR requirement. For best performance over the extended temperature range, select capacitors with an X7R dielectric. Table 6 lists suggested manufacturers.

Flying Capacitor (C1)

The value of the flying capacitor (C1) affects the load regulation and output resistance of the charge pump. A C1 value that is too small degrades the device's ability to provide sufficient current drive, which leads to a loss of output voltage. Increasing the value of C1 may improve load regulation and reduces the charge-pump output resistance to an extent. Above 1µF, the on-resistance of the switches and the ESR of C1 and C2 dominate.

Output Capacitor (C2)

The output capacitor value and ESR directly affect the ripple at CPVss. Increasing the value of C2 reduces output ripple. Likewise, decreasing the ESR of C2 reduces both ripple and output resistance. Lower capacitance values can be used in systems with low maximum output power levels. See the Output Power vs. Charge-Pump Capacitance and Load Resistance graph in the *Typical Operating Characteristics*.

CPV_{DD} Bypass Capacitor

The CPV_{DD} bypass capacitor (C3) lowers the output impedance of the power supply and reduces the impact of the MAX9770/MAX9772s' charge-pump switching transients. Bypass CPV_{DD} with C3, the same value as C1, and place it physically close to the CPV_{DD} and PGND (refer to the MAX9770 EV kit for a suggested layout).

Layout and Grounding

Proper layout and grounding are essential for optimum performance. Use large traces for the power-supply inputs and amplifier outputs to minimize losses due to parasitic trace resistance, as well as route the head away from the device. Good grounding improves audio performance, minimizes crosstalk between channels, and prevents any switching noise from coupling into the audio signal. Connect CPGND, PGND, and GND together at a single point on the PC board. Route CPGND and all traces that carry switching transients away from GND, PGND, and the traces and components in the audio signal path.

Connect all components associated with the charge pump (C2 and C3) to the CPGND plane. Connect SVSS and CPVSS together at the device.* Place the charge-pump capacitors (C1, C2, and C3) as close to the device as possible. Bypass VDD and PVDD with a 1µF capacitor to GND. Place the bypass capacitors as close to the device as possible.

Use large, low-resistance output traces. As load impedance decreases, the current drawn from the device outputs increase. At higher current, the resistance of the output traces decrease the power delivered to the load. Large output, supply, and GND traces also improve the power dissipation of the device.


The MAX9770 thin QFN package features an exposed thermal pad on its underside. This pad lowers the package's thermal resistance by providing a direct heat conduction path. Due to the high efficiency of the MAX9770's Class D amplifier, additional heatsinking is not required. If additional heatsinking is required, connect the exposed paddle to GND. See the MAX9770 EV kit data sheet for suggested component values and layout guidelines.

_UCSP Applications Information


For the latest application details on UCSP construction, dimensions, tape carrier information, PC board techniques, bump-pad layout, and recommended reflow temperature profile, as well as the latest information on reliability testing results, refer to the Application Note: UCSP—A Wafer-Level Chip-Scale Package on Maxim's web site at www.maxim-ic.com/ucsp.

^{*}SVss and CPVss are internally connected to a single bump (B5) for the MAX9772.


Block Diagrams




Block Diagrams (continued)



System Diagram



Pin Configurations




Chip Information

TRANSISTOR COUNT: 7020

PROCESS: BICMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)

COMMON DIMENSIONS															
PKG.	16L 5x5		20L 5x5			28L 5x5			32L 5x5			40L 5x5			
SYMBOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05
A3	0.20 REF.		0.20 REF.		0.20 REF.		0.20 REF.			0.20 REF.					
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30	0.15	0.20	0.25
D	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10
E	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10
е	0.80 BSC.		0.65 BSC.		0.50 BSC.		0.50 BSC.		0.40 BSC.						
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-	0.25	0.35	0.45
L	0.30	0.40	0.50	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.40	0.50	0.60
L1	-	-	-	-	-	-	-	-	-	-	-	-	0.30	0.40	0.50
N	16 20		20		28			32			40				
ND		4		5		7		8			10				
NE		4		5		7		8			10				
JEDEC	WHHB		WHHC			WHHD-1			WHHD-2						

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.

THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.

DIMENSION 6 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.

AND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.

7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.

COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.

 DRAWING CONFORMS TO JEDEC MO220, EXCEPT EXPOSED PAD DIMENSION FOR T2855-1, T2855-3, AND T2855-6.

WARPAGE SHALL NOT EXCEED 0.10 mm.

11. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.

12. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.

LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", ±0.05.

-DRAWING NOT TO SCALE-

EXPOSED PAD VARIATIONS									
PKG.		D2			E2		L	DOWN	
CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	±0.15	BONDS ALLOWED	
T1655-1	3.00	3.10	3.20	3.00	3.10	3.20	**	NO	
T1655-2	3.00	3.10	3.20	3.00	3.10	3.20	**	YES	
T1655N-1	3.00	3.10	3.20	3.00	3.10	3.20	**	NO	
T2055-2	3.00	3.10	3.20	3.00	3.10	3.20	**	NO	
T2055-3	3.00	3.10	3.20	3.00	3.10	3.20	**	YES	
T2055-4	3.00	3.10	3.20	3.00	3.10	3.20	**	NO	
T2055-5	3.15	3.25	3.35	3.15	3.25	3.35	0.40	YES	
T2855-1	3.15	3.25	3.35	3.15	3.25	3.35	**	NO	
T2855-2	2.60	2.70	2.80	2.60	2.70	2.80	**	NO	
T2855-3	3.15	3.25	3.35	3.15	3.25	3.35	**	YES	
T2855-4	2.60	2.70	2.80	2.60	2.70	2.80	**	YES	
T2855-5	2.60	2.70	2.80	2.60	2.70	2.80	**	NO	
T2855-6	3.15	3.25	3.35	3.15	3.25	3.35	**	NO	
T2855-7	2.60	2.70	2.80	2.60	2.70	2.80	**	YES	
T2855-8	3.15	3.25	3.35	3.15	3.25	3.35	0.40	YES	
T2855N-1	3.15	3.25	3.35	3.15	3.25	3.35	**	NO	
T3255-2	3.00	3.10	3.20	3.00	3.10	3.20	**	NO	
T3255-3	3.00	3.10	3.20	3.00	3.10	3.20	**	YES	
T3255-4	3.00	3.10	3.20	3.00	3.10	3.20	**	NO	
T3255N-1	3.00	3.10	3.20	3.00	3.10	3.20	**	NO	
T4055-1	3.20	3.30	3.40	3.20	3.30	3.40	**	YES	

** SEE COMMON DIMENSIONS TABLE



PACKAGE OUTLINE,

16, 20, 28, 32, 40L THIN QFN, 5x5x0.8mm


APPROVAL DOCUMENT CONTROL NO. 21-0140



H 2/2


Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.