查询MAX9236供应商

19-3557; Rev 2; 10/05

捷多邦,专业PCB打样工厂,24小时加急出货

27-Bit, 3MHz-to-35MHz DC-Balanced LVDS Deserializer

General Description

The MAX9218 digital video serial-to-parallel converter deserializes a total of 27 bits during data and control phases. In the data phase, the LVDS serial input is converted to 18 bits of parallel video data and in the control phase, the input is converted to 9 bits of parallel control data. The separate video and control phases take advantage of video timing to reduce the serial data rate. The MAX9218 pairs with the MAX9217 serializer to form a complete digital video transmission system.

Proprietary data decoding reduces EMI and provides DC balance. The DC balance allows AC-coupling, providing isolation between the transmitting and receiving ends of the interface. The MAX9218 features a selectable rising or falling output latch edge.

ESD tolerance is specified for ISO 10605 with ± 10 kV contact discharge and ± 30 kV air discharge.

The MAX9218 operates from a +3.3V core supply and features a separate output supply for interfacing to 1.8V to 3.3V logic-level inputs. This device is available in 48-lead Thin QFN and TQFP packages and is specified from -40°C to +85°C.

Applications

Navigation System Display

In-Vehicle Entertainment System

Video Camera

LCD Displays

Features


- Proprietary Data Decoding for DC Balance and Reduced EMI
- Control Data Deserialized During Video Blanking
- Five Control Data Inputs Are Single Bit-Error Tolerant
- Output Transition Time Is Scaled to Operating Frequency for Reduced EMI
- Staggered Output Switching Reduces EMI
- Output Enable Allows Busing of Outputs
- Clock Pulse Stretch on Lock
- Wide ±2% Reference Clock Tolerance
- Synchronizes to MAX9217 Serializer Without External Control
- ISO 10605 ESD Protection
- Separate Output Supply Allows Interface to 1.8V to 3.3V Logic
- +3.3V Core Power Supply
- Space-Saving Thin QFN and TQFP Packages
- ♦ -40°C to +85°C Operating Temperature

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	PKG CODE
MAX9218ECM	-40°C to +85°C	48 TQFP	C48-5
MAX9218ETM	-40°C to +85°C	48 Thin QFN-EP*	T4866-1
*EP - Exposed	nad		

EP = Exposed pad.

Pin Configurations



^{por} for pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at

ABSOLUTE MAXIMUM RATINGS

V _{CC} to _GND0.5V to +4.0V Any Ground to Any Ground0.5V to +0.5V IN+, IN- to LVDS GND0.5V to +4.0V IN+, IN- Short Circuit to LVDS GND or V _{CCLVDS} Continuous
IN+, IN- Short Through 0.125µF (or smaller), 25V Series Capacitor0.5V to +16V (R/F, OUTEN, RNG_, REFCLK,
PWRDWN) to GND -0.5V to (V _{CC} + 0.5V) (RGB_OUT[17:0], CNTL_OUT[8:0], DE_OUT, PCLK_OUT, -0.5V to (V _{CCO} + 0.5V) LOCK) to V _{CCO} GND -0.5V to (V _{CCO} + 0.5V)
Continuous Power Dissipation (T _A = +70°C) 48-Lead TQFP (derate 20.8mW/°C above +70°C)1667mW 48-Lead Thin QFN (derate 37mW/°C above +70°C) .2963mW

ESD Protection

Human Body Model ($R_D = 1.5k\Omega$, $C_S = 100$	DpF)
All Pins to GND	±3.0kV
ISO 10605 (R _D = $2k\Omega$, C _S = 330pF)	
Contact Discharge (IN+, IN-) to GND	±10kV
Air Discharge (IN+, IN-) to GND	±30kV
Storage Temperature Range	65°C to +150°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3.0V \text{ to } +3.6V, \overline{PWRDWN} = \text{high}, \text{ differential input voltage } |V_{ID}| = 0.05V \text{ to } 1.2V, \text{ input common-mode voltage } V_{CM} = |V_{ID}/2|$ to $V_{CC} - |V_{ID}/2|$, $T_A = -40^{\circ}$ C to $+85^{\circ}$ C, unless otherwise noted. Typical values are at $V_{CC} = +3.3V$, $|V_{ID}| = 0.2V$, $V_{CM} = 1.2V$, $T_A = +25^{\circ}$ C.) (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP MAX	UNITS
SINGLE-ENDED INPUTS (R/F, OU	JTEN, RNG0,	RNG1, REFCLK, PWRDWN)	·		
High-Level Input Voltage	VIH		2.0	V _{CC} + 0.3	V
Low-Level Input Voltage	VIL		-0.3	+0.8	V
Input Current	l _{IN}	$V_{IN} = -0.3V$ to (V _{CC} + 0.3V), $\overline{PWRDWN} = high or low$	-70	+70	μA
Input Clamp Voltage	V _{CL}	I _{CL} = -18mA		-1.5	V
SINGLE-ENDED OUTPUTS (RGB	_OUT[17:0],	CNTL_OUT[8:0], DE_OUT, PCLK_OUT, IC	DCK)		
		I _{OH} = -100μA	V _{CCO} - 0.1		
High-Level Output Voltage	Vон	I _{OH} = -2mA, RNG1, RNG0 = high	V _{CCO} - 0.3	35	V
		I _{OH} = -2mA, RNG1, RNG0 both not high simultaneously	V _{CCO} - 0.4	ļ	
		I _{OL} = 100μA		0.1	
Low-Level Output Voltage	V _{OL}	I _{OL} = 2mA, RNG1, RNG0 = high		0.3	V
		I _{OL} = 2mA, RNG1, RNG0 both not high simultaneously			
High-Impedance Output Current	I _{OZ}	$\label{eq:pwrdwn} \hline \hline PWRDWN = low or OUTEN = low, \\ V_O = -0.3V to V_{CCO} + 0.3V \\ \hline$	-10	+10	μΑ

DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +3.0V \text{ to } +3.6V, \overline{PWRDWN} = \text{high}, \text{ differential input voltage } |V_{ID}| = 0.05V \text{ to } 1.2V, \text{ input common-mode voltage } V_{CM} = |V_{ID}/2|$ to $V_{CC} - |V_{ID}/2|$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise noted. Typical values are at $V_{CC} = +3.3V$, $|V_{ID}| = 0.2V$, $V_{CM} = 1.2V$, $T_A = +25^{\circ}C$.) (Notes 1, 2)

PARAMETER	SYMBOL		CONDITIONS		MIN	ТҮР	МАХ	UNITS
		RNG1, RNGC	$0 = high, V_O = 0$		-10		-50	
Output Short-Circuit Current	los	RNG1, RNG0 simultaneous) both not high ly, V _O = 0		-7		-40	mA
LVDS INPUT (IN+, IN-)		•			•			•
Differential Input High Threshold	V _{TH}						50	mV
Differential Input Low Threshold	V _{TL}				-50			mV
Input Current	I _{IN+,} I _{IN-}	PWRDWN = I	high or low		-20		+20	μΑ
		PWRDWN = I	high or low		35	50	65	kΩ
Input Bias Resistor	R _{IB}	$V_{CC_{-}} = 0 \text{ or } c$ $\overline{PWRDWN} = 0$	open, 0 or open, Figure ⁻	1	35	50	65	kΩ
Power-Off Input Current	I _{INO+} , I _{INO-}	$V_{CC_{-}} = 0 \text{ or } c$ $\overline{PWRDWN} = 0$	open, D or open		-40		+40	μA
POWER SUPPLY		•						•
			RNG1 = low,	3MHz			20	
		$C_{L} = 8pF$,	RNG0 = low	7MHz			35	
Worst-Case Supply Current	le eur	worst-case	RNG1 = high,	7MHz			25	
	ICCW	pattern,	RNG0 = low	15MHz			47	mA
		Figure 2	RNG1 = high,	15MHz			37	
			RNG0 = high	35MHz			70	
Power-Down Supply Current	ICCZ	(Note 3)					50	μA

AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3.0V \text{ to } 3.6V, C_L = 8pF, \overline{PWRDWN} = \text{high, differential input voltage } |V_{ID}| = 0.1V \text{ to } 1.2V, \text{ input common-mode voltage } V_{CM} = |V_{ID}/2| \text{ to } V_{CC} - |V_{ID}/2|, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{CC} = +3.3V, |V_{ID}| = 0.2V, V_{CM} = 1.2V, T_A = +25^{\circ}\text{C}.) \text{ (Notes 4, 5)}$

PARAMETER	SYMBOL		CONDITIONS	MIN	ТҮР	MAX	UNITS
REFCLK TIMING REQUIREMEN	NTS	•		•			
Period	tτ			28.57		333.00	ns
Frequency	fCLK			3		35	MHz
Frequency Variation	Δfclk	REFCLK to	o serializer PCLK_IN	-2.0		+2.0	%
Duty Cycle	DC			40	50	60	%
Transition Time	t tran	20% to 80	%			6	ns
SWITCHING CHARACTERISTIC	cs						
			RNG1, RNG0 = high	3.2		4.4	
Output Rise Time	tR	Figure 3	RNG1, RNG0 both not high simultaneously	3.8		5.5	ns
			RNG1, RNG0 = high	2.7		4.5	
Output Fall Time	tF	Figure 3	RNG1, RNG0 both not high simultaneously	3.6		5.3	ns
PCLK_OUT High Time	thigh	Figure 4		0.4 x t _T	0.45 x t _T	0.6 x t _T	ns
PCLK_OUT Low Time	tLOW	Figure 4		0.4 x t _T	0.45 x t _T	0.6 x t _T	ns
Data Valid Before PCLK_OUT	t _{DVB}	Figure 5		0.35 x t _T	0.4 x t _T		ns
Data Valid After PCLK_OUT	t _{DVA}	Figure 5		0.35 x t _T	0.4 x t _T		ns
Input-to-Output Delay	^t DELAY	Figure 6		2.575 x t _T + 8.5		2.725 x t _T + 12.8	ns
PLL Lock to REFCLK	^t PLLREF	Figure 7				16385 x t _T	ns
Power-Down Delay	tPDD	Figure 7				100	ns
Output Enable Time	toe	Figure 8				30	ns
Output Disable Time	toz	Figure 9				30	ns

Note 1: Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to ground except V_{TH} and V_{TL}.


Note 2: Maximum and minimum limits over temperature are guaranteed by design and characterization. Devices are production tested at T_A = +25°C.


Note 3: All LVTTL/LVCMOS inputs, except $\overline{\text{PWRDWN}}$ at $\leq 0.3V$ or $\geq V_{CC} - 0.3V$. $\overline{\text{PWRDWN}}$ is $\leq 0.3V$.


Note 4: AC parameters are guaranteed by design and characterization, and are not production tested. Limits are set at ± 6 sigma. **Note 5:** C_L includes probe and test jig capacitance.


(V_{CC} = +3.3V, C_L = 8pF, T_A = $+25^{\circ}$ C, unless otherwise noted.)

Typical Operating Characteristics









Pin Description

PIN	NAME	FUNCTION
1	R/F	Rising or Falling Latch Edge Select. LVTTL/LVCMOS input. Selects the edge of PCLK_OUT for latching data into the next chip. Set R/\overline{F} = high for a rising latch edge. Set R/\overline{F} = low for a falling latch edge. Internally pulled down to GND.
2	RNG1	LVTTL/LVCMOS Range Select Input. Set to the range that includes the serializer parallel clock input frequency. Internally pulled down to GND.
3	VCCLVDS	LVDS Supply Voltage. Bypass to LVDS GND with 0.1μ F and 0.001μ F capacitors in parallel as close to the device as possible, with the smallest value capacitor closest to the supply pin.
4	IN+	Noninverting LVDS Serial Data Input
5	IN-	Inverting LVDS Serial Data Input
6	LVDS GND	LVDS Supply Ground
7	PLL GND	PLL Supply Ground
8	V _{CCPLL}	PLL Supply Voltage. Bypass to PLL GND with 0.1µF and 0.001µF capacitors in parallel as close to the device as possible, with the smallest value capacitor closest to the supply pin.
9	RNG0	LVTTL/LVCMOS Range Select Input. Set to the range that includes the serializer parallel clock input frequency. Internal pulldown to GND.
10	GND	Digital Supply Ground
11	V _{CC}	Digital Supply Voltage. Supply for LVTTL/LVCMOS inputs and digital circuits. Bypass to GND with 0.1µF and 0.001µF capacitors in parallel as close to the device as possible, with the smallest value capacitor closest to the supply pin.
12	REFCLK	LVTTL/LVCMOS Reference Clock Input. Apply a reference clock that is within ±2% of the serializer PCLK_IN frequency. Internally pulled down to GND.
13	PWRDWN	LVTTL/LVCMOS Power-Down Input. Internally pulled down to GND.
14	OUTEN	LVTTL/LVCMOS Output Enable Input. High activates the single-ended outputs. Driving low places the single-ended outputs in high impedance. Internally pulled down to GND.
15–23	CNTL_OUT [8:0]	LVTTL/LVCMOS Control Data Outputs. CNTL_OUT[8:0] are latched into the next chip on the rising or falling edge of PCLK_OUT as selected by R/F when DE_OUT is low, and are held at the last state when DE_OUT is high.
24	DE_OUT	LVTTL/LVCMOS Data Enable Output. High indicates RGB_OUT[17:0] are active. Low indicates CNTL_OUT[8:0] are active.
25, 37	V _{CCO} GND	Output Supply Ground
26, 38	Vcco	Output Supply Voltage. Bypass to GND with 0.1µF and 0.001µF capacitors in parallel as close to the device as possible, with the smallest value capacitor closest to the supply pin.
27	LOCK	LVTTL/LVCMOS Lock Indicator Output. Outputs are valid when LOCK is low.
28	PCLK_OUT	LVTTL/LVCMOS Parallel Clock Output. Latches data into the next chip on the edge selected by R/F.
29–36, 39–48	RGB_OUT [17:0]	LVTTL/LVCMOS Red, Green, and Blue Digital Video Data Outputs. RGB_OUT[17:0] are latched into the next chip on the edge of PCLK_OUT selected by R/F when DE_OUT is high, and are held at the last state when DE_OUT is low.
EP	GND	Exposed Pad for Thin QFN Package Only. Connect to GND.


Functional Diagram

CNTL_OUT[8:0]

DE_OUT

REFCLK

LOCK



PLL

TIMING AND CONTROL

IN+

IN-

RNG0

RNG1


DC BALANCE/

DECODE

SER-TO-PAR

MAX9218

0






Figure 2. Worst-Case Output Pattern

DE_OUT \overline{LOCK} PCLK_OUT RGB_OUT[17:0] CNTL_OUT[8:0] \downarrow t_R \downarrow t_R \downarrow t_R \downarrow t_R \downarrow t_R \downarrow t_F \downarrow t_F \downarrow






Figure 4. High and Low Times






Figure 5. Synchronous Output Timing




Figure 6. Deserializer Delay




Figure 7. PLL Lock to REFCLK and Power-Down Delay




Figure 8. Output Enable Time




Figure 9. Output Disable Time

MAX9218



Detailed Description

The MAX9218 DC-balanced deserializer operates at a parallel clock frequency of 3MHz to 35MHz, deserializing video data to the RGB_OUT[17:0] outputs when the data enable output DE_OUT is high, or control data to the CNTL_OUT[8:0] outputs when DE_OUT is low. The video phase words are decoded using 2 overhead bits, EN0 and EN1. Control phase words are decoded with 1 overhead bit, EN0. Encoding, performed by the MAX9217 serializer, reduces EMI and maintains DC balance across the serial cable. The serial input word formats are shown in Table 1 and Table 2.

Control data inputs C0 to C4, each repeated over 3 serial bit times by the serializer, are decoded using majority voting. Two or three bits at the same state determine the state of the recovered bit, providing single bit-error tolerance for C0 to C4. The state of C5 to C8 is determined by the level of the bit itself (no voting is used).

AC-Coupling Benefits

AC-coupling increases the input voltage of the LVDS receiver to the voltage rating of the capacitor. Two capacitors are sufficient for isolation, but four capacitors—two at the serializer output and two at the deserializer input—provide protection if either end of the cable is shorted to a high voltage. AC-coupling blocks low-frequency ground shifts and common-mode noise. The MAX9217 serializer can also be DC-coupled to the MAX9218 deserializer. Figure 10 is the AC-coupled serializer and deserializer with two capacitors per link, and Figure 11 is the AC-coupled serializer and deserializer with four capacitors per link.

Applications Information

Selection of AC-Coupling Capacitors

See Figure 12 for calculating the capacitor values for AC-coupling, depending on the parallel clock frequency. The plot shows capacitor values for two- and four-capacitor-per-link systems. For applications using less than 18MHz clock frequency, use 0.125µF capacitors.

Termination and Input Bias

The IN+ and IN- LVDS inputs are internally connected to +1.2V through $35k\Omega$ (min) to provide biasing for AC-coupling (Figure 1). Assuming 100Ω interconnect, the LVDS input can be terminated with a 100Ω resistor. Match the termination to the differential impedance of the interconnect.

Use a Thevenin termination, providing 1.2V bias, on an AC-coupled link in noisy environments. For interconnect with 100Ω differential impedance, pull each LVDS line up to V_{CC} with 130Ω and down to ground with 82Ω at the deserializer input (Figure 10 and Figure 11). This termination provides both differential and commonmode termination. The impedance of the Thevenin termination should be half the differential impedance of the interconnect and provide a bias voltage of 1.2V.

Table 1. Serial Video Phase Word Format

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
EN0	EN1	S0	S1	S2	S3	S4	S5	S6	S7	S8	S9	S10	S11	S12	S13	S14	S15	S16	S17

Bit 0 is the LSB and is deserialized first. EN[1:0] are encoding bits. S[17:0] are encoded symbols.

Table 2. Serial Control Phase Word Format

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
EN0	C0	CO	CO	C1	C1	C1	C2	C2	C2	C3	C3	C3	C4	C4	C4	C5	C6	C7	C8

Bit 0 is the LSB and is deserialized first. C[8:0] are the mapped control inputs.




Figure 10. AC-Coupled Serializer and Deserializer with Two Capacitors per Link




Figure 11. AC-Coupled Serializer and Deserializer with Four Capacitors per Link

M/XI/M



MAX9218

Input Frequency Detection

A frequency-detection circuit detects when the LVDS input is not switching. When not switching, all outputs except LOCK are low, LOCK is high, and PCLK_OUT follows REFCLK. This condition occurs, for example, if the serializer is not driving the interconnect or if the interconnect is open.

Frequency Range Setting (RNG[1:0])

The RNG[1:0] inputs select the operating frequency range of the MAX9218 and the transition time of the outputs. Select the frequency range that includes the MAX9217 serializer PCLK_IN frequency. Table 3 shows the selectable frequency ranges and the corresponding data rates and output transition times.

Power Down

Driving \overrightarrow{PWRDWN} low puts the outputs in high impedance and stops the PLL. With $\overrightarrow{PWRDWN} \le 0.3V$ and all LVTTL/LVCMOS inputs $\le 0.3V$ or $\ge V_{CC} - 0.3V$, the supply current is reduced to less than 50µA. Driving PWRDWN high initiates lock to the local reference clock (REFCLK) and afterwards to the serial input.

Lock and Loss of Lock (LOCK)

When PWRDWN is driven high, the PLL begins locking to REFCLK, drives LOCK from high impedance to high and the other outputs from high impedance to low except PCLK_OUT. PCLK_OUT outputs REFCLK while the PLL is locking to REFCLK. Locking to REFCLK takes a maximum of 16,385 REFCLK cycles. When locking to REFCLK is complete, the serial input is monitored for a transition word. When a transition word is found, LOCK is driven low indicating valid output data, and the parallel rate clock recovered from the serial input is output on PCLK_OUT. PCLK_OUT is stretched on the change from REFCLK to recovered clock (or vice versa).

Table 3. Frequency Range Programming

RNG1	RNG0	PARALLEL CLOCK (MHz)	SERIAL DATA RATE (Mbps)	OUTPUT TRANSITION TIME
0	0	3 to 7	60 to 140	
0	1	3 10 7	60 (0 140	Slow
1	0	7 to 15	140 to 300	
1	1	15 to 35	300 to 700	Fast




Figure 12. AC-Coupling Capacitor Values vs. Clock Frequency of 18MHz to 35MHz

If a transition word is not detected within 2²⁰ cycles of PCLK_OUT, LOCK is driven high and the other outputs except PCLK_OUT are driven low. REFCLK is output on PCLK_OUT and the deserializer continues monitoring the serial input for a transition word. See Figure 7 for the synchronization timing diagram.

Output Enable (OUTEN) and Busing Outputs

The outputs of two MAX9218s can be bused to form a 2:1 mux with the outputs controlled by the output enable. Wait 30ns between disabling one deserializer (driving OUTEN low) and enabling the second one (driving OUTEN high) to avoid contention of the bused outputs. OUTEN controls all outputs.

Rising or Falling Output Latch Edge (R/F) The MAX9218 has a selectable rising or falling output latch edge through a logic setting on R/F. Driving R/F high selects the rising output latch edge, which latches the parallel output data into the next chip on the rising edge of PCLK_OUT. Driving R/F low selects the falling output latch edge, which latches the parallel output data into the next chip on the falling edge of PCLK_OUT. The MAX9218 output-latch-edge polarity does not need to match the MAX9217 serializer inputlatch-edge polarity. Select the latch-edge polarity required by the chip being driven by the MAX9218.



Staggered and Transition Time Adjusted Outputs

RGB_OUT[17:0] are grouped into three groups of six, with each group switching about 1ns apart in the video phase to reduce EMI and ground bounce. CNTL_OUT[8:0] switch during the control phase. Output transition times are slower in the 3MHz-to-7MHz and 7MHz-to-15MHz ranges and faster in the 15MHz-to-35MHz range.

Data Enable Output (DE_OUT)

The MAX9218 deserializes video and control data at different times. Control data is deserialized during the video blanking time. DE_OUT high indicates that video data is being deserialized and output on RGB_OUT[17:0]. DE_OUT low indicates that control data is being deserialized and output on CNTL_OUT[8:0]. When outputs are not being updated, the last data received is latched on the outputs. Figure 13 shows the DE_OUT timing.

Power-Supply Circuits and Bypassing

There are separate on-chip power domains for digital circuits and LVTTL/LVCMOS inputs (V_{CC} supply and GND), outputs (V_{CCO} supply and V_{CCO} GND), PLL (V_{CCPLL} supply and V_{CCPLL} GND), and the LVDS input

(V_{CCLVDS} supply and V_{CCLVDS} GND). The grounds are isolated by diode connections. Bypass each V_{CC}, V_{CCO}, V_{CCPLL}, and V_{CCLVDS} pin with high-frequency, surface-mount ceramic 0.1 μ F and 0.001 μ F capacitors in parallel as close to the device as possible, with the smallest value capacitor closest to the supply pin. The outputs are powered from V_{CCO}, which accepts a 1.71V to 3.6V supply, allowing direct interface to inputs with 1.8V to 3.3V logic levels.

Cables and Connectors

Interconnect for LVDS typically has a differential impedance of 100Ω . Use cables and connectors that have matched differential impedance to minimize impedance discontinuities.

Twisted-pair and shielded twisted-pair cables offer superior signal quality compared to ribbon cable and tend to generate less EMI due to magnetic field canceling effects. Balanced cables pick up noise as common mode, which is rejected by the LVDS receiver.

Board Layout

Separate the LVTTL/LVCMOS outputs and LVDS inputs to prevent crosstalk. A four-layer PC board with separate layers for power, ground, and signals is recommended.




Figure 13. Output Timing



MAX9218

ESD Protection

The MAX9218 ESD tolerance is rated for the Human Body Model and ISO 10605. ISO 10605 specifies ESD tolerance for electronic systems. The Human Body




Figure 14. Human Body ESD Test Circuit

Model discharge components are $C_S = 100pF$ and $R_D = 1.5k\Omega$ (Figure 14). The ISO 10605 discharge components are $C_S = 330pF$ and $R_D = 2k\Omega$ (Figure 15).





Figure 15. ISO 10605 Contact Discharge ESD Test Circuit

Chip Information

TRANSISTOR COUNT: 17,782 PROCESS: CMOS


Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



NOTE

- 1. ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES.
- 2. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. COPLANARITY SHALL NOT EXCEED 0.08mm. 3 WARPAGE SHALL NOT EXCEED 0 10 mm
- 4. PACKAGE LENGTH / PACKAGE WIDTH ARE CONSIDERED AS SPECIAL CHARACTERISTIC. (S)
- REFER TO JEDEC MO-220.
- THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012.
- DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- 7. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.

	COMM	ON DIMENSIC	NS		E	ATONS				
SYMBOLS	MIN.	NOM.	MAX.	PKG.		D2			E2	
A	0.700	0.750	0.800	CODE	MIN.	NOM.	MAX.	MIN.	NOM.	MAX
A1	0.000		0.050	T4866-1	4.20	4.30	4.40	4.20	4.30	4.40
A2		0.200 REF.								
b	0.150	0.200	0.250							
D	5.900	6.000	6.100							
е		0.400 TYP.								
E	5.900	6.000	6.050							
k	0.250	0.350	0.450							
k1	0.350	0.450	0.550							
L	0.400	0.500	0.600							
L1	0.300	0.400	0.500							
Ν		48				B	DALL	AS 🖌	И/	v
ND		12				PROPRIE	TARY INFERM	ATION		
NE		12							E, 48L THII 0.4mm LE	
						APPROV	AL		т солтяют мо 1-0160	L

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600