19-3875; Rev 0; 11/05 **EVALUATION KIT**

MIXIM

AVAILABLE High-Voltage, Micropower, Single/Dual **Linear Regulators with Supervisory Functions**

General Description

The MAX6791-MAX6796 ultra-low-quiescent-current. single-/dual-output linear regulators are ideal for automotive applications. The devices offer a wide 5V to 72V operating input range, allowing them to withstand automotive load-dump conditions while consuming only 68µA. The MAX6791-MAX6794 are dual-output regulators capable of supplying up to 150mA per output. The MAX6795/MAX6796 offer a single output capable of delivering up to 300mA. These devices offer standard output-voltage options (5V, 3.3V, 2.5V, or 1.8V) and can be adjusted to any voltage from 1.8V to 11V. The MAX6791-MAX6794 also offer a fixed 5V output.

All devices feature a push-pull or open-drain, active-low RESET output with a fixed output reset threshold that is 92.5%/87.5% of the regulator output OUT/OUT1. The reset output asserts low when OUT/OUT1 drops below the reset threshold and remains low for the fixed or capacitor-adjustable reset timeout period after OUT/OUT1 exceeds the reset threshold.

The MAX6791-MAX6796 provide a watchdog input that monitors a pulse train from the microprocessor (μP) and generates reset pulses if the watchdog input remains high or low for a duration longer than the watchdog timeout period. All devices are available with either a fixed watchdog timeout period of 280ms (min) or a period adjustable with an external capacitor. The MAX6791/MAX6792 feature a windowed watchdog timeout period with selectable window ratio. The watchdog feature can be disabled.

The MAX6791-MAX6794 provide dual enable inputs (ENABLE1 and ENABLE2) that control each regulator independently. The single-output MAX6795/MAX6796 feature one enable input (ENABLE).

All devices include a hold input (HOLD) that aids the implementation of a self-holding circuit without requiring external components. Once the regulator is enabled, setting HOLD low forces the regulator to remain on even if ENABLE/ENABLE1 is subsequently set low. Releasing HOLD shuts down the regulator.

The MAX6791-MAX6796 are available in a small, thermally enhanced TQFN package. The 5mm x 5mm package dissipates up to 2.7W, supporting continuous regulator operation during high ambient temperatures, high battery voltage, and high load-current conditions.

The MAX6791-MAX6796 are specified for a -40°C to +125°C operating temperature range.

Applications

Automotive

Features

- ♦ Low 68µA Quiescent Current
- Wide 5V to 72V Supply Voltage Range
- Output Current Single Output Up to 300mA **Dual Outputs Up to 150mA per Output**
- Low Dropout Voltage 420mV (typ) at 100mA (Single) 840mV (typ) at 100mA (Dual)
- ♦ Fixed Output-Voltage Options: 5V, 3.3V, 2.5V, 1.8V, or Adjustable Output (from 1.8V to 11V)
- ♦ ENABLE and HOLD Functionality
- ♦ RESET Output: Open Drain or Push-Pull
- ♦ Internally Fixed (35µs, 3.125ms, 12.5ms, 50ms, or 200ms) or Capacitor-Adjustable Reset Timeout **Periods**
- Internally Fixed or Capacitor-Adjustable **Watchdog Timeout Periods**
- ♦ Windowed (Minimum/Maximum) Watchdog Timer **Options (MAX6791/MAX6792)**
- Watchdog Disable Feature
- ◆ Thermal, Short-Circuit, and Output Overvoltage **Protection**
- ◆ Fully Specified from -40°C to +125°C
- Small, Thermally Enhanced, 5mm x 5mm TQFN

Ordering Information

			
PART	TEMP	PIN-	PKG
PARI	RANGE	PACKAGE	CODE
MAX6791TP_D _+	-40°C to +125°C	20 TQFN	T2055-4
MAX6792TP_D _+	-40°C to +125°C	20 TQFN	T2055-4
MAX6793TP_ D_+	-40°C to +125°C	20 TQFN	T2055-4
MAX6794TP_ D_+	-40°C to +125°C	20 TQFN	T2055-4
MAX6795TP_ D_+	-40°C to +125°C	20 TQFN	T2055-4
MAX6796TP_D _+	-40°C to +125°C	20 TQFN	T2055-4

+Denotes lead-free package.

For tape-and-reel, add a T after the "+." Tape-and-reel are offered in 2.5k increments. The first placeholder "_" designates preset output-voltage option and preset reset threshold level; see Table 1. The second placeholder "_ " designates the reset timeout period; see Table 2. For example, the MAX6791TPSD3+ indicates a 3.3V output voltage with a reset threshold of 87.5% at nominal voltage and a 50ms reset timeout period. Samples are generally held in stock. Nonstandard versions require a 2.5k minimum order quantity.

Typical Application Circuit, Pin Configurations, and Selector Guide appear at end of data sheet.

ABSOLUTE MAXIMUM RATINGS

(All pins referenced to GND, unless otherwise noted.) IN to GND0.3V to	+80V
ENABLE, ENABLE1, ENABLE2, PFI,	
GATEP to GND0.3V to (IN + 0	0.3V)
GATEP to IN12V to +	-0.3V
OUT, OUT1, OUT2, PFO, RESET (open-drain versions),	
CSRT, CSWT0.3V to	+12V
HOLD, RESET (push-pull versions), WDI, WDS0, WDS1,	
WD-DIS, SET, SET10.3V to (OUT/OUT1 +	0.3V)

OUT, OUT1, OUT2 Short Circuit	
to GND	.Continuous
Maximum Current (all pins except IN and OUT_)	50mA
Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
20-Pin TQFN (derate 33.3mW/°C above +70°C)	2666.7mW
Operating Temperature Range (T _A)40°0	C to +125°C
Junction Temperature (T _J)	150°C
Storage Temperature Range65°C	
Lead Temperature (soldering, 10s)	+300°C
Lead Temperature (soldering, 10s)	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{IN}=14V, C_{IN}=1\mu F, C_{OUT}=10\mu F, T_A=T_J=-40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Typical values are at $T_A=T_J=+25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage Range	V _{IN}			5		72	V
		Regulators on ($I_{LOAD} = 0mA$), $V_{IN} = 8V$		68	85	
Supply Current			V _{IN} = 8V, I _{LOAD} = 300mA (MAX6795/MAX6796)		130	220	
			V _{IN} = 14V, I _{LOAD} = 100mA (MAX6795/MAX6796)		100	160	μΑ
	liN	Regulators on, OUT/OUT1 = OUT2 = 5V	V _{IN} = 8V, I _{LOAD1} = I _{LOAD2} = 150mA (MAX6791–MAX6794)		130	220	
			V _{IN} = 14V, I _{LOAD1} = I _{LOAD2} = 50mA (MAX6791–MAX6794)		100	160	
		Regulators on (Regulators on ($I_{LOAD} = 0mA$), $V_{IN} = 42V$ 74	74	95		
		Regulators on (I _{LOAD} = 20mA, total) OUT1/OUT2/OUT = 5V, V _{IN} = 42V			100	170	
Shutdown Supply Current	ISHDN	Regulators off,	V _{IN} = 14V		27	45	μΑ

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN}=14V,\,C_{IN}=1\mu F,\,C_{OUT}=10\mu F,\,T_A=T_J=-40^{\circ}C$ to +125°C, unless otherwise noted. Typical values are at $T_A=T_J=+25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
		L/M, I _{LOAD} =	= I _{LOAD1} = 1mA	4.858	4.974	5.090	
		L/M, I _{LOAD} = V _{IN} = 8V	= 150mA (MAX6791–MAX6794),	4.811	4.945	5.078	
		L/M, I _{LOAD} = V _{IN} = 8V	= 300mA (MAX6795/MAX6796),	4.850	5	5.150	
		T/S, ILOAD =	I _{LOAD1} = 1mA	3.206	3.282	3.360	
		T/S, I _{LOAD} = V _{IN} = 6V	150mA (MAX6791-MAX6794),	3.175	3.263	3.351	
Output Valtage	V _{OUT} /	T/S, I _{LOAD} = V _{IN} = 6V	300mA (MAX6795/MAX6796),	3.201	3.3	3.399	1/
Output Voltage	VouT1	Z/Y, I _{LOAD} =	: I _{LOAD1} = 1mA	2.429	2.487	2.546	V
		Z/Y , $I_{LOAD} = V_{IN} = 5.5V$: 150mA (MAX6791–MAX6794),	2.405	2.472	2.539	
		Z/Y , $I_{LOAD} = 300$ mA (MAX6795/MAX6796), $V_{IN} = 5.5$ V		2.425	2.5	2.575	
		W/V, I _{LOAD} =	= I _{LOAD1} = 1mA	1.748	1.791	1.832	<u> </u>
		W/V, I _{LOAD} = 150mA (MAX6791–MAX6794), V _{IN} = 5V		1.731	1.780	1.828	
		W/V, I _{LOAD} = 300mA (MAX6795/MAX6796), V _{IN} = 5V		1.746	1.8	1.854	
Output Voltage	Va. 170	I _{LOAD2} = 1m	nA	4.858	4.974	5.090	V
(MAX6791-MAX6794)	V _{OUT2}	$I_{LOAD2} = 15$	0mA	4.811	4.945	5.079	V
SET/SET1 Threshold Voltage	VSET	ILOAD = ILOA	AD1 = 1mA, OUT/OUT1 = 5V	1.207	1.2315	1.256	V
Adjustable Output Voltage	Vout			1.8		11.0	V
Dual-Mode™ SET Threshold		SET/SET1 rising			124		mV
Budi Wodo OET THEORIGIA		SET/SET1 fa	lling		62		1111
SET/SET1 Input Current		SET/SET1 =	1V, V _{IN} = 11V	-100		+100	nA
		(MAX6795/	L/M, I _{LOAD} = 20mA (Note 2)		84	130	
		MAX6796)	L/M, I _{LOAD} = 300mA (Note 2)		1200	1800	
Dropout Voltage	ΔV_{DO}		T/S, I _{LOAD} = 300mA (Note 3)		1700	2400	mV
	1.00	(MAX6791- MAX6794)	L/M , $I_{LOAD} = 150mA$ (Note 2)		1000	1800	IIIV
			L/M, I _{LOAD} = 10mA (Note 2)		84	130	
			T/S, $I_{LOAD} = 150mA$ (Note 3)		1700	2400	
Guaranteed Output Current		MAX6795/MA	X6796, inferred from dropout test	300			mA
(Note 4)		MAX6791-MA	X6794, inferred from dropout test	150			IIIA

Dual Mode is a trademark of Maxim Integrated Products, Inc.

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN} = 14V, C_{IN} = 1\mu F, C_{OUT} = 10\mu F, T_A = T_J = -40^{\circ}C$ to +125°C, unless otherwise noted. Typical values are at $T_A = T_J = +25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Short-Circuit Output Current Limit		MAX6795/MAX6796, output shorted, V _{IN} = 6V	400	480		m A
(Note 4)		MAX6791–MAX6794, output shorted, V _{IN} = 6V	200	240		mA
Thermal-Shutdown Temperature				+165		°C
Thermal-Shutdown Hysteresis				20		°C
Line Regulation		$8V \le V_{IN} \le 72V$, $I_{LOAD} = 1mA$			1	% of
Line Regulation		$8V \le V_{IN} \le 72V$, $I_{LOAD} = 10mA$			1	Vout
Load Degulation (Note 5)		I _{OUT} = 1mA to 300mA (MAX6795/MAX6796)			2	%
Load Regulation (Note 5)		I _{OUT} = 1mA to 150mA (MAX6791–MAX6794)			1.5	70
Power-Supply Rejection Ratio	PSRR	$I_{LOAD} = 10$ mA, $f = 100$ Hz, $V_{IN} = 500$ m V_{P-P}		69		dB
Charles Decrease Time		I _{LOAD} = 300mA, V _{OUT} = 5V, OUT = 90% of its nominal value	180			
Startup Response Time	tstart	I _{LOAD} = 150mA, V _{OUT} = 5V, OUT1/OUT2 = 90% of its nominal value	360		μs	
Output Overvoltage Protection Threshold	OV _{TH}	I _{SINK} = 1mA from OUT/OUT1/OUT2		1.05 x V _{OUT}	1.1 x V _{OUT}	V
Output Overvoltage Protection Sink Current		V _{OUT} = V _{OUT} (nominal) x 1.15	5	10		mA
IN to GATEP Clamp Voltage		IGATEP = -100μA, V _{IN} = 20V	13.8	16.3	18.8	V
IN to GATEP Drive Voltage		$I_{GATEP} = 0$, $V_{IN} = 20V$	8	10	12	V
ENABLE/ENABLE1/ENABLE2/ HOLD Input-Voltage Low	VIL				0.4	V
ENABLE/ENABLE1/ENABLE2/ HOLD Input-Voltage High	VIH		1.4			V
ENABLE/ENABLE1/ENABLE2 Input Pulldown Current		Enable is internally pulled down to GND		0.5		μA
HOLD Input Pullup Current		HOLD is internally pulled to OUT/OUT1		2		μΑ

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN}=14V,\,C_{IN}=1\mu F,\,C_{OUT}=10\mu F,\,T_A=T_J=-40^{\circ}C$ to +125°C, unless otherwise noted. Typical values are at $T_A=T_J=+25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
RESET OUTPUT							
			L	4.500	4.625	4.750	
			М	4.250	4.375	4.500	
			Т	2.970	3.053	3.135]
Reset Threshold (Preset Output		SET/SET1 = GND	S	2.805	2.888	2.970	V
Voltage)		SEI/SEIT = GIND	Z	2.250	2.313	2.375	V
			Υ	2.125	2.188	2.250]
			W	1.620	1.665	1.710]
			V	1.530	1.575	1.620	
		L/T/Z/W		0.90 x	0.925 x	0.95 x	
Reset Threshold (Adjustable		L/1/Z/VV		Vout	Vout	Vout	V
Output Voltage)		M/S/Y/V		0.85 x	0.875 x	0.90 x	V
		IVI/3/ 1 / V		Vout	Vout	Vout	
OUT to Reset Delay		Vout1/Vout falling			35		μs
	trp	Vout1/Vout rising	D0		35		μs
Reset Timeout Period (CSRT = OUT/OUT1)			D1	2.187	3.125	4.063	ms
			D2	8.75	12.5	16.25	
			D3	35	50	65	
			D4	140	200	260	
CSRT Ramp Current				800	1000	1250	nA
CSRT Ramp Threshold				1.185	1.218	1.255	V
WATCHDOG INPUT							
Normal Watchdog Timeout Period	twD2	CSWT = OUT/OUT1 (fixed)		280.0	400.0	520.0	ms
Normal Waterlady Timedut Feriod	ιWD2	CSWT = 1500pF (adjustable)		170	236.2	290	1115
Fast Watchdog Timeout Period	two	CSWT = OUT/OUT1 (fixe	CSWT = OUT/OUT1 (fixed)		50.0	62.5	ms
SET Ratio = 8	twD1	CSWT = 1500pF (adjusta	able)	21.95	29.52	36.90	1115
Fast Watchdog Timeout Period	tu 10 4	CSWT = OUT/OUT1 (fixe	d)	18.75	25.0	31.25	ms
SET Ratio = 16	twD1	CSWT = 1500pF (adjusta	able)	10.80	14.76	18.45	1115
Fast Watchdog Timeout Period	tu 10 4	CSWT = OUT/OUT1 (fixe	d)	4.68	6.25	7.81	ms
SET Ratio = 64	t _{WD1}	CSWT = 1500pF (adjusta	able)	2.52	3.69	4.62	1115
Fast Watchdog Minimum Period	t _{WD0}			2000			ns
CSWT Ramp Current		Adjustable timeout		800	1000	1250	nA
CSWT Ramp Threshold		Adjustable timeout		1.185	1.218	1.255	V
Undercurrent Threshold for Watchdog Enable				7.0	10	13.8	mA
Undercurrent Threshold for Watchdog Disable				3	5	7	mA

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN}=14V, C_{IN}=1\mu F, C_{OUT}=10\mu F, T_A=T_J=-40^{\circ}C$ to +125°C, unless otherwise noted. Typical values are at $T_A=T_J=+25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
LOGIC INPUT (WDS0, WDS1, WD			1			
Input-Voltage Low	VIL				0.4	V
Input-Voltage High	VIH		1.4			V
Input Current		Inputs connected to OUT/OUT1 or GND	-100		+100	nA
POWER-FAIL COMPARATOR						
PFI Threshold	VpFI		1.199	1.231	1.263	V
PFI Hysteresis				0.5		%
PFI Input Current		V _{PFI} = 14V	-100		+100	nA
PFI to PFO Delay		(V _{PFI} + 50mV) to (V _{PFI} - 50mV)		35		μs
LOGIC OUTPUT (RESET, PFO)						
Output-Voltage Low (Open Drain	V _{OL}	I _{SINK} = 50μA (output asserted)			0.3	V
or Push-Pull)	VOL	Isink = 3.2mA (output asserted)			0.4	V
		V _{OUT} ≥ 1.0V, I _{SOURCE} = 10μA (output not asserted)	0.8 x V _{OUT}			
Output-Voltage High (Push-Pull)	VoH	V _{OUT} ≥ 1.5V, I _{SOURCE} = 100μA (output not asserted)	0.8 x V _{OUT}			V
		V _{OUT} ≥ 2.2V, I _{SOURCE} = 500µA (output not asserted)	0.8 x V _{OUT}			
Open-Drain Leakage		V_RESET = V_PFO = 12V (output not asserted)			100	nA

Note 1: All devices are 100% production tested at T_J = +25°C and +125°C. Limits at -40°C are guaranteed by design.

- **Note 2:** Dropout voltage is defined as $(V_{IN} V_{OUT})$ when V_{OUT} is 98% of V_{OUT} for $V_{IN} = 8V$.
- **Note 3:** Dropout voltage is defined as (V_{IN} V_{OUT}) when V_{OUT} is 98% of V_{OUT} for V_{IN} = 6V.
- Note 4: Operation beyond the absolute maximum power dissipation is not guaranteed and may damage the part.
- **Note 5:** Test at $V_{IN} = 8V (L/M)$, $V_{IN} = 6V (T/S)$, $V_{IN} = 5V (Z/Y/W/V)$.

Typical Operating Characteristics

2.0

50

100


150

LOAD CURRENT (mA)

200

250

 $(V_{IN} = V_{EN} = 14V, C_{IN} = 0.1\mu\text{F}, C_{OUT} = 10\mu\text{F}, T_{J} = T_{A} = +25^{\circ}\text{C}, \text{ unless otherwise noted.})$



4.980

5


INPUT VOLTAGE (V)

20 35 50 65 80 95 110 125

TEMPERATURE (°C)

Typical Operating Characteristics (continued)

 $(V_{IN} = V_{EN} = 14V, C_{IN} = 0.1\mu F, C_{OUT} = 10\mu F, T_{J} = T_{A} = +25^{\circ}C, unless otherwise noted.)$




NORMALIZED WATCHDOG TIMEOUT PERIOD vs. TEMPERATURE

TEMPERATURE (°C)

20 35 50 65 80

0.98


-40 -25 -10 5




vs. SOURCE CURRENT 5.0 4.5 MAX6796 4.0 3.5 RESET OUTPUT (V) 3.0 2.5 2.0 1.5 1.0 0.5 0 8 12

SOURCE CURRENT (mA)


RESET OUTPUT



NORMALIZED PFI THRESHOLD vs. TEMPERATURE





RESET OUTPUT VOLTAGE
vs. SINK CURRENT





Typical Operating Characteristics (continued)


 $(V_{IN} = V_{EN} = 14V, C_{IN} = 0.1\mu F, C_{OUT} = 10\mu F, T_{J} = T_{A} = +25^{\circ}C, unless otherwise noted.)$













Typical Operating Characteristics (continued)

 $(V_{IN} = V_{EN} = 14V, C_{IN} = 0.1 \mu F, C_{OUT} = 10 \mu F, T_{J} = T_{A} = +25 ^{\circ}C, unless otherwise noted.)$





Pin Description

PIN				
MAX6791/ MAX6792	MAX6793/ MAX6794	MAX6795/ MAX6796	NAME	FUNCTION
1, 2	1, 2	_	OUT1	Regulator 1 Output. Fixed (+1.8V, +2.5V, +3.3V, or +5V) or adjustable (+1.8V to +11V). OUT1 = 150mA (max). Connect a 10µF (min) capacitor from OUT1 to GND.
3	3	_	SET1	Feedback Input for Setting the OUT1 Voltage. Connect SET1 to GND to select the preset output voltage. Connect to an external resistive divider for adjustable output operation.
4	4	4	PFO	Active-Low, Open-Drain, Power-Fail Comparator Output. PFO asserts low when PFI is below the internal 1.231V threshold. PFO deasserts when PFI is above the internal 1.231V threshold.
5	5	5	CSWT	Watchdog Timeout Period Adjust Input. Connect CSWT to OUT1/OUT for the internally fixed watchdog timeout period. For adjustable watchdog timeout period, connect a capacitor from CSWT to GND. Connect CSWT to GND to disable the watchdog. See the Selecting Watchdog Timeout Period section for more details.
6	6	6	CSRT	Reset Timeout Period Adjust Input. Connect CSRT to OUT1/OUT for the internally fixed timeout period. For adjustable timeout, connect a capacitor from CSRT to GND. See the <i>Reset Output</i> section for more details.
7	7	7	GND	Ground
8	8	8	RESET	Active-Low Reset Output. RESET remains low while OUT1/OUT is below the reset threshold. RESET remains low for the duration of the reset timeout period after the reset conditions end. RESET is available in push-pull and open-drain options.

Pin Description (continued)

	PIN			
MAX6791/ MAX6792	MAX6793/ MAX6794	MAX6795/ MAX6796	NAME	FUNCTION
9	_	_	WDS1	Min/Max Watchdog Logic-Select Input. WDS0 and WDS1 select the watchdog
10	_	_	WDS0	window ratio or disable the watchdog timer. Drive WDS0 and WDS1 high or low to select the desired ratio, see Table 4.
11	11	11	WDI	Watchdog Input. MAX6793–MAX6796: A falling or rising transition must occur on WDI within the selected watchdog timeout period or a reset pulse occurs. The watchdog timer clears when a transition occurs on WDI or whenever RESET is asserted. Connect CSWT to ground to disable the watchdog timer function. MAX6791/MAX6792: WDI falling and rising transitions within periods shorter than twp1 or longer than twp2 force RESET to assert low for the reset timeout period. The watchdog timer begins to count after RESET is deasserted. The watchdog timer clears when a valid transition occurs on WDI or whenever RESET is asserted. Connect WDS0 high and WDS1 low to disable the watchdog timer function. See the Watchdog Timer section.
12	12	12	HOLD	Active-Low Regulator Hold Input. When $\overline{\text{HOLD}}$ is forced low, OUT1/OUT remains ON even if ENABLE1/ENABLE is pulled low. To shut down the output of the regulator (OUT/OUT1), release $\overline{\text{HOLD}}$ after ENABLE1/ENABLE is pulled low. Connect $\overline{\text{HOLD}}$ to OUT1/OUT or leave unconnected if unused. $\overline{\text{HOLD}}$ is internally connected to OUT/OUT1 through a 2µA current source.
13, 14	13, 14	_	OUT2	Regulator 2 Output. OUT2 is a fixed +5V output. Connect a 10µF (min) capacitor from OUT2 to GND.
15	15	_	ENABLE2	Active-High Enable Input 2. Drive ENABLE2 high to turn on OUT2. ENABLE2 is internally connected to ground through a 0.5µA current sink.
16	16	16	PFI	Adjustable Power-Fail Comparator Input. Connect PFI to a resistive-divider to set the desired PFI threshold. The PFI input is referenced to an accurate 1.231V threshold.
17, 18	17, 18	17, 18	IN	Regulator Inputs. Bypass IN with a 1µF capacitor to GND.
19	19	19	GATEP	pFET Gate Drive. Connect GATEP to the gate of a p-channel MOSFET to provide low drop reverse-battery voltage protection.
20	20	_	ENABLE1	Active-High Enable Input 1. Drive ENABLE1 high to turn on OUT1. ENABLE1 is internally connected to ground through a 0.5µA current sink.
_	9	9	WD-DIS	Watchdog Disable Input. Drive WD-DIS low to disable the watchdog timer. Drive WD-DIS high or connect to OUT/OUT1 to enable the watchdog timer. The watchdog timer clears when reset asserts.

Pin Description (continued)

	PIN		PIN		PIN			
MAX6791/ MAX6792	MAX6793/ MAX6794	MAX6795/ MAX6796	NAME	FUNCTION				
_	10	10, 13, 14, 15	N.C.	Not Internally Connected				
_	_	1, 2	OUT	Regulator Output. Fixed +5V, +3.3V, +2.5V, +1.8V, or adjustable output (+1.8V to +11V). Connect a 10µF (min) capacitor from OUT to GND.				
_	_	3	SET	Feedback Input for Setting the OUT Voltage. Connect SET to GND to select the preset output voltage. Connect to an external resistive-divider for adjustable output operation.				
_	_	20	ENABLE	Active-High Enable Input. Drive ENABLE high to turn on the regulator. ENABLE is internally connected to ground through a 0.5µA current sink.				
_	_	_	EP	Exposed Pad. EP is internally connected to GND. Connect EP to the ground plane to provide a low thermal-resistance path from the IC junction to the PC board. Do not use as the electrical connection to GND.				

Detailed Description

The MAX6791-MAX6796 ultra-low-quiescent-current, single-/dual-output, high-input-voltage linear regulators operate from 5V to 72V. The MAX6791-MAX6794 feature dual regulators that deliver up to 150mA of load current per output. One output is available with preset output-voltage options (+1.8V, +2.5V, +3.3V, and +5.0V) and can be adjusted to any voltage between +1.8V to +11V using an external resistive-divider at SET1. The other output provides a fixed 5V output voltage. The MAX6795/MAX6796 feature a single regulator that delivers up to 300mA of current with preset outputvoltage options (+1.8V, +2.5V, +3.3V, and +5.0V) or can be adjusted to any voltage between +1.8V to +11V. All devices include an integrated µP reset circuit with a fixed/adjustable reset and watchdog timeout period. The MAX6791-MAX6796 monitor OUT/OUT1 and assert a reset output when the output falls below the reset threshold.

Regulators


The single and dual regulators accept an input voltage from 5V to 72V. The MAX6791–MAX6796 offer fixed preset output voltages of +1.8V, +2.5V, +3.3V, and


+5V, or an adjustable output voltage of +1.8V to +11V, selected using an external resistive-divider network connected between OUT1/OUT, SET1/SET, and GND (see Figure 1). In addition to an adjustable output, the MAX6791–MAX6794 feature a fixed 5V output voltage.

Reset Output

The reset output is typically connected to the reset input of a $\mu P.$ A $\mu P's$ reset input starts or restarts the μP in a known state. The MAX6791–MAX6796 supervisory circuits provide the reset logic output to prevent code-execution errors during power-up, power-down, and brownout conditions (see the *Typical Application Circuit*). RESET changes from high to low whenever the monitored output voltage drops below the reset threshold voltage or the watchdog timeout expires. Once the monitored voltage exceeds its respective reset threshold voltage, RESET remains low for the reset timeout period, then goes high.


Functional Diagrams





__ /N/IXI/N

Functional Diagrams (continued)



Watchdog Timer

The MAX6791-MAX6796 include a watchdog timer that asserts RESET if the watchdog input (WDI) does not toggle high to low or low to high within the watchdog timeout period two (280ms min or externally adjustable). RESET remains low for the fixed or useradjustable reset timeout period, tRP. If the watchdog is not updated for lengthy periods of time, the reset output appears as a pulse train, asserted for tRP, deasserted for twp, until WDI is toggled again. Once RESET asserts, it stays low for the entire reset timeout period ignoring any WDI transitions that may occur. To prevent the watchdog from asserting RESET, toggle WDI with a valid rising or falling edge before two from the last edge. The watchdog counter clears when WDI toggles prior to two from the last edge or when RESET asserts. The watchdog resumes counting after RESET deasserts.

The MAX6791/MAX6792 have a windowed watchdog timer that asserts $\overline{\text{RESET}}$ for the adjusted reset timeout period when the watchdog recognizes a fast watchdog fault (twDI < twD1), or a slow watchdog fault (twDI > twD2). The reset timeout period is adjusted independently of the watchdog timeout period.

Enable and Hold Inputs

The MAX6791–MAX6796 support two logic inputs, ENABLE1/ENABLE and HOLD, making these devices suitable for automotive applications. For example, when the ignition key signal drives ENABLE1/ENABLE high, the regulator turns on and remains on even if ENABLE1/ENABLE goes low, as long as HOLD is forced low and stays low after initial regulator power-up. In this state, releasing HOLD turns the regulator output (OUT/OUT1) off. This feature makes it possible to implement a self-holding circuit without external components. Forcing ENABLE1/ENABLE low and HOLD high or unconnected places the MAX6791–MAX6796 into shutdown mode in which the MAX6791–MAX6796 draw less than 27μA of supply current.

Table 3 shows the state of the regulator output with respect to the voltage level at ENABLE1/ENABLE and HOLD. Connect HOLD to OUT1/OUT or leave it unconnected to allow the ENABLE1/ENABLE input to act as a standard ON/OFF switch for the regulator output (OUT/OUT1).

Power-Fail Comparator

PFI is the noninverting input to a comparator. If PFI is less than V_{PFI} (1.231V), PFO goes low. Common uses for the power-fail comparator include monitoring the

preregulated input of the power supply (such as a battery) or providing an early power-fail warning so software can conduct an orderly system shutdown. Set the power-fail threshold with a resistive-divider, as shown in Figure 5. The typical comparator delay is 35µs from PFI to PFO. Connect PFI to GND or IN if unused.

Reverse-Battery Protection Circuitry

The MAX6791-MAX6796 include an overvoltage protection circuit that is capable of driving a p-channel MOSFET to protect against reverse-battery conditions. This MOSFET eliminates the need for external diodes, thus minimizing the input voltage drop. See the Typical Application Circuit. The low p-channel MOSFET onresistance of $30m\Omega$ or less yields a forward-voltage drop of only a few millivolts versus hundreds of millivolts for a diode, thus improving efficiency in batteryoperated devices. Connecting a positive battery voltage to the drain of Q1 (see the Typical Application Circuit) forward biases its body diode. When the source voltage exceeds Q1's threshold voltage, Q1 turns on. Once the FET is on, the battery is fully connected to the system and can deliver power to the device and the load. An incorrectly inserted battery reverse-biases the FET's body diode. The gate remains at the ground potential. The FET remains off and disconnects the reversed battery from the system. The internal zener diode and resistor combination at GATEP prevent damage to the p-channel MOSFET during an overvoltage condition. See the Functional Diagrams.

Thermal Protection

When the junction temperature exceeds $T_J = +165^{\circ}C$, the internal protection circuit turns off the internal pass transistor and allows the IC to cool. The thermal sensor turns the pass transistor on again after the junction temperature drops to $+145^{\circ}C$, resulting in a cycled output during continuous thermal-overload conditions. Thermal protection protects the MAX6791–MAX6796 in the event of fault conditions. For continuous operation, do not exceed the absolute maximum junction temperature rating of $+150^{\circ}C$.

Proper Soldering of Package Heatsink

The MAX6791–MAX6796 package features an exposed thermal pad on its underside that should be used as a heatsink. This pad lowers the package's thermal resistance by providing a direct heat-conduction path from the die to the PC board. Connect the exposed pad and GND to the system ground using a large pad or ground plane, or multiple vias to the ground plane layer.

Applications Information

Output Voltage Selection

The MAX6791–MAX6796 feature dual-mode operation: these devices operate in either a preset voltage mode or an adjustable mode. In preset voltage mode, internal trimmed feedback resistors set the internal linear regulator to +1.8V, +2.5V, +3.3V, or +5V (see the *Selector Guide*). Select preset voltage mode by connecting SET1 (MAX6791–MAX6794)/SET(MAX6795/MAX6796) to GND. In adjustable mode, select an output voltage between +1.8V and +11V using two external resistors connected as a voltage-divider to SET1/SET (see Figure 1). Set the output voltage using the following equation:

$$V_{OUT} = V_{SET} \left(1 + \frac{R1}{R2} \right)$$

where V_{SET} = 1.2315V and R1, R2 \leq 200k Ω .

Available Output-Current Calculation

The MAX6791–MAX6794 provide up to 150mA per output, and the MAX6795/MAX6796 provide up to 300mA of load current. Since the input voltage can be as high as +72V, package power dissipation limits the amount of output current available for a given input/output voltage and ambient temperature. Figure 2 shows the maximum power-dissipation curve for the MAX6791–MAX6796. The graph assumes that the exposed metal pad of the device package is soldered to a solid 1in² section of PC board copper. Use Figure 2 to determine the allowable package dissipation for a given ambient temperature. Alternately, use the following formula to calculate the allowable package dissipation:

PD_{MAX} = Maximum Power Dissipation PD_{MAX} = 2.666W, for T_A $\leq +70^{\circ}C$

 $PD_{MAX} = [2.666W - 0.0333W \times (T_A - 70^{\circ}C)], \text{ for } +70^{\circ}C < T_A \le +125^{\circ}C$

where 0.0333W is the MAX6791–MAX6796 package thermal derating in W/°C and T_A is the ambient temperature in °C.

After determining the allowable package dissipation, calculate the maximum output current using the following formula:

PD = Power Dissipation

PD < PD_{MAX} where PD = [(IN - OUT1) x I_{OUT1}] + [(IN - OUT2) x I_{OUT2}], for MAX6791–MAX6794.

Also, I_{OUT1} should be \leq 150mA and I_{OUT2} should be \leq 150mA in any case.

PD < PD_{MAX} where PD = [(IN - OUT) x I_{OUT}], for MAX6795/MAX6796.

Also, I_{OUT} should be ≤ 300mA in any case.

Selecting Reset Timeout Period

The reset timeout period is adjustable to accommodate a variety of μP applications. Adjust the reset timeout period by connecting a capacitor between CSRT and GND. Use the following formula to set the reset timeout period:

$$t_{RP} = C_{CSRT} \left(1.218 \times 10^6 \frac{V}{A} \right)$$

where the is in seconds and Coset is in Farads.

Connect CSRT to OUT1 (MAX6791-MAX6794) or to OUT (MAX6795/MAX6796) to select an internally fixed timeout period. Connect CSRT to GND to force RESET low. C_{CSRT} must be a low-leakage (< 10nA) type capacitor. Ceramic capacitors are recommended; do not use capacitors lower than 100pF to avoid the influence of parasitic capacitances.




Figure 1. Setting the Output Voltage Using a Resistive-Divider




Figure 2. Maximum Power Dissipation for MAX6791-MAX6796

Selecting Watchdog Timeout Period

The watchdog timeout period is adjustable to accommodate a variety of μP applications. With this feature, the watchdog timeout can be optimized for software execution. The programmer can determine how often the watchdog timer should be serviced. Adjust the watchdog timeout period (twD) by connecting a capacitor between CSWT and GND. For normal-mode operation, calculate the watchdog timeout capacitor as follows:

$$t_{WD2} = C_{CSWT} \left(155 \times 10^6 \frac{V}{A} \right)$$

where two is in seconds and CCSWT is in Farads.

To select the internally fixed watchdog timeout period for the MAX6791–MAX6794, connect CSWT to OUT1. To select the internally fixed watchdog timeout period for the MAX6795/MAX6796, connect CSWT to OUT. Driving CSWT low disables the watchdog timer.

C_{CSWT} must be a low-leakage (< 10nA) type capacitor. Ceramic capacitors are recommended; do not use capacitors lower than 100pF to avoid the influence of parasitic capacitances.

The MAX6791/MAX6792 have a windowed watchdog timer that asserts $\overline{\text{RESET}}$ for t_{RP} when the watchdog recognizes a fast watchdog fault (time between transitions < t_{WD1}), or a slow watchdog fault (time between transitions > t_{WD2}). The reset timeout period is adjusted independently of the watchdog timeout period. The slow watchdog period, t_{WD2} , is calculated as follows:

$$t_{WD2} = C_{CSWT} \left(155 \times 10^6 \frac{V}{A} \right)$$

where twp2 is in seconds and CcswT is in Farads.

The fast watchdog period, twD1, is selectable as a ratio from the slow watchdog fault period (twD2). Select the fast watchdog period by connecting WDS0 and WDS1 to OUT/OUT1 or GND according to Table 4, which illustrates the settings for the 8, 16, and 64 window ratios (twD2/twD1). For example, if CCSWT is 2000pF, and WDS0 and WDS1 are low, then twD2 is 318ms (typ) and twD1 is 40ms (typ). RESET asserts if the watchdog input has two edges too close to each other (faster than twD1); or has edges that are too far apart (slower than twD2).

All WDI inputs are ignored while RESET is asserted. The watchdog timer begins to count after RESET is deasserted. If the time difference between two transitions on WDI is shorter than twD1 or longer than twD2, RESET is forced to assert low for the reset timeout period. If the time difference between two transitions on WDI is between twD1 (min) and twD1 (max) or twD2 (min) and twD2 (max), RESET is not guaranteed to assert or deassert; see Figure 3. To guarantee that the window watchdog does not assert RESET, strobe WDI between twD1 (max) and twD2 (min). The watchdog timer is cleared when RESET is asserted. Disable the watchdog timer by connecting WDS0 high and WDS1 low.

There are several options available to disable the watchdog timer (for system development or test purposes or when the μP is in a low-power sleep mode). One way to disable the watchdog timer is to drive WD-DIS low for the MAX6793–MAX6796 and drive WDS0 high and WDS1 low for the MAX6791/MAX6792. Another method of disabling the watchdog timer is to pull CSWT low with an open-drain driver stage. This prevents the capacitor from ramping up. Finally, reducing the OUT/OUT1 regulator current below the specified regulator current watchdog-disable threshold (3mA min) also disables the watchdog timer. The watchdog




Figure 3. Windowed Watchdog Timing Diagram

reenables immediately when <u>any of</u> these conditions are removed (as long as the <u>RESET</u> is not asserted). Note that the output current threshold limit includes hysteresis so that output current must exceed 13.8mA (max) to reenable the watchdog timer.

Capacitor Selection and Regulator Stability

For stable operation over the full temperature range and with load currents up to 150mA, use a 10µF (min) output capacitor with an ESR < 0.5 Ω . To reduce noise and improve load-transient response and power-supply rejection, use larger output-capacitor values. Some ceramic dielectrics exhibit large capacitance and ESR variation with temperature. For these types of capacitors (such as Z5U and Y5V), much higher-value capacitors are required to maintain stability over the temperature range. With X7R dielectrics, a 10µF capacitor should be sufficient at all operating temperatures. To improve power-supply rejection and transient response, increase the capacitor between IN and GND.

Ensuring a Valid \overline{RESET} Output Down to $V_{IN} = 0$

When V_{IN} falls below 1V, \overline{RESET} current-sinking capabilities decline drastically. High-impedance CMOSlogic inputs connected to \overline{RESET} can drift to undetermined voltages. This presents no problems in most applications, since most μPs and other circuitry do not operate with a supply voltage below 1V. In those applications where \overline{RESET} must be valid down to 0, adding a pulldown resistor between \overline{RESET} and GND sinks any stray leakage currents, holding \overline{RESET} low (Figure 4). The value of the pulldown resistor is not critical; $100k\Omega$ is large enough not to load \overline{RESET} and small enough to pull \overline{RESET} to ground. Open-drain \overline{RESET} versions are not recommended for applications requiring valid logic for V_{IN} down to 0.

Adding Hysteresis to PFI

The power-fail comparator has a typical input hysteresis of 0.5% (of VTH). This is sufficient for most applications where a power-supply line is being monitored through an external resistive-divider (Figure 5). Figure 6 shows how to add hysteresis to the power-fail comparator. Select the ratio of R5 and R6 so PFI sees 1.23V when VIN falls to the desired trip point (VTRIP). Since PFO is an open-drain output, resistors R7 and R8 add hysteresis. R7 typically is an order of magnitude greater than R5 or R6. The current through R5 and R6 should be at least $10\mu A$ to ensure that the 100nA (max) PFI input current does not shift the trip point. R7 should be larger than $50 k\Omega$ to prevent it from loading down the PFO.




Figure 4. Ensuring \overline{RESET} Valid to $V_{IN} = 0V$




Figure 5. Setting Power-Fail Comparator to Monitor V_{IN}




Figure 6. Adding Hysteresis Power-Fail Comparator

Table 1. Preset Output Voltage and Reset Threshold

PART SUFFIX (_)	OUTPUT VOLTAGE (V)	RESET THRESHOLD (NOMINAL)
L	5.0	4.625
М	5.0	4.375
Т	3.3	3.053
S	3.3	2.888
Z	2.5	2.313
Υ	2.5	2.188
W	1.8	1.665
V	1.8	1.575

Use the following formulas to determine the high/low threshold levels and the hysteresis:

 $V_{L-H} = V_{PFI} \times (1 + R5 / R6 + R5 / R7)$

 $V_{H-L} = V_{PFI} \times (1 + R5 / R6) + (V_{PFI} - V_{TERM}) [R5 / (R7 + R8)]$

VHYS = VPFI x (R5 / R7) - (VPFI - VTERM) [R5 / (R7 + R8)]

where V_{L-H} is the threshold level for the monitored voltage rising and V_{H-L} is the threshold level for the monitored voltage falling.

_Chip Information

PROCESS: BICMOS

Table 2. Preset Timeout Period

PART SUFFIX (_)	RESET TIMEOUT PERIOD (NOMINAL)				
D0	35µs				
D1	3.125ms				
D2	12.5ms				
D3	50ms				
D4	200ms				

Table 3. ENABLE/ENABLE1 and HOLD Truth Table/State Table

OPERATING STATE	ENABLE1/ ENABLE	HOLD	REGULATOR 1 OUTPUT	COMMENT
Initial state	Low	Don't care	Off	ENABLE/ENABLE1 is pulled to GND through internal pulldown. OUT/OUT1 is disabled.
Turn-on state	High	Don't care	On	ENABLE/ENABLE1 is externally driven high turning OUT/OUT1 on. HOLD is pulled up to OUT/OUT1.
Hold setup state	High	Low	On	HOLD is externally pulled low while ENABLE/ENABLE1 remains high, and the regulator latches on.
Hold state	Low	Low	On	ENABLE/ENABLE1 is driven low (or allowed to float low by an internal pulldown). HOLD remains externally pulled low keeping OUT/OUT1 on.
Off state	Low	High (floats high)	Off	HOLD is driven high (or allowed to float high by the internal pullup) while ENABLE/ENABLE1 is low. OUT/OUT1 is turned off and ENABLE/ENABLE1 and HOLD logic returns to the initial state.

Table 4. MIN/MAX Watchdog Setting

WDS0	WDS1	RATIO			
0	0	8			
0	1	16			
1	0	Watchdog disabled			
1	1	64			


Table 5. Standard Version Part Number

PART NUMBER	OUTPUT VOLTAGE (V)	RESET TIMEOUT PERIOD (ms) (NOMINAL)	RESET THRESHOLD (V) (NOMINAL)		
MAX6791TPLD2+	5.0	12.5	4.625		
MAX6791TPSD2+	3.3	12.5	2.888		
MAX6792TPLD2+	5.0	12.5	4.625		
MAX6792TPSD2+	3.3	12.5	2.888		
MAX6793TPLD2+	5.0	12.5	4.625		
MAX6793TPSD2+	3.3	12.5	2.888		
MAX6794TPLD2+	5.0	12.5	4.625		
MAX6794TPSD2+	3.3	12.5	2.888		
MAX6795TPLD2+	5.0	12.5	4.625		
MAX6795TPSD2+	3.3	12.5	2.888		
MAX6796TPLD2+	5.0	12.5	4.625		
MAX6796TPSD2+	3.3	12.5	2.888		


⁺Denotes lead-free package.

Selector Guide

PART	RESET OUTPUT	RESET OUTPUT NUMBER OF WINDOWED WATCHDOG TIMEO		ENABLE INPUTS	WATCHDOG DISABLE INPUT
MAX6791TP_D_	Open drain	2	✓	Dual	✓
MAX6792TP_D_	Push-pull	2	✓	Dual	✓
MAX6793TP_D_	Open drain	2	_	Dual	✓
MAX6794TP_D_	Push-pull	2	_	Dual	1
MAX6795TP_D_	Open drain	1	_	Single	/
MAX6796TP_D_	Push-pull	1	_	Single	1




Pin Configurations



Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)

	COMMON DIMENSIONS															
PKG.	1	16L 5x5 20L 5x5			28L 5x5			32L 5x5			40L 5x5					
SYMBOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	
A3	0.	20 RE	F.	0.	20 RE	F.	0.	20 RE	F.	0.	0.20 REF.			0.20 REF.		
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30	0.15	0.20	0.25	
D	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	
E	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	
е	0	.80 BS	SC.	0	.65 BS	SC.	0.50 BSC.		0.50 BSC.		SC.	0.40 BSC.				
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-	0.25	0.35	0.45	
L	0.30	0.40	0.50	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.40	0.50	0.60	
L1	-	-	-	-	-	-	-	-	-	-	-	-	0.30	0.40	0.50	
N		16		20		28		32		40						
ND		4		5		7		8		10						
NE		4			5		7		8			10				
JEDEC	,	WHHE	3	WHHC		WHHD-1		WHHD-2								

OTES:			

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994. 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.

THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE FITHER A MOLD OR MARKED FEATURE.

 $\underline{\bigwedge}$ DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.

MD AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.

7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.

& COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.

9. DRAWING CONFORMS TO JEDEC MO220, EXCEPT EXPOSED PAD DIMENSION FOR T2855-3 AND T2855-6.

WARPAGE SHALL NOT EXCEED 0.10 mm.

11. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.

12. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.

13. LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e". ±0.05.

-DRAWING NOT TO SCALE-

EXPOSED PAD VARIATIONS									
PKG.	D2				E2		exceptions	DOWN BONDS	
CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	±0.15	ALLOWED	
T1655-2	3.00	3.10	3.20	3.00	3.10	3.20	**	YES	
T1655-3	3.00	3.10	3.20	3.00	3.10	3.20	**	NO	
T1655N-1	3.00	3.10	3.20	3.00	3.10	3.20	**	NO	
T2055-3	3.00	3.10	3.20	3.00	3.10	3.20	**	YES	
T2055-4	3.00	3.10	3.20	3.00	3.10	3.20	**	NO	
T2055-5	3.15	3.25	3.35	3.15	3.25	3.35	0.40	YES	
T2855-3	3.15	3.25	3.35	3.15	3.25	3.35	**	YES	
T2855-4	2.60	2.70	2.80	2.60	2.70	2.80	**	YES	
T2855-5	2.60	2.70	2.80	2.60	2.70	2.80	**	NO	
T2855-6	3.15	3.25	3.35	3.15	3.25	3.35	**	NO	
T2855-7	2.60	2.70	2.80	2.60	2.70	2.80	**	YES	
T2855-8	3.15	3.25	3.35	3.15	3.25	3.35	0.40	YES	
T2855N-1	3.15	3.25	3.35	3.15	3.25	3.35	**	NO	
T3255-3	3.00	3.10	3.20	3 .00	3.10	.20	**	YES	
T3255-4	3.00	3.10	3.20	3 .00	3.10	.20	**	NO	
T3255-5	3.00	3.10	3.20	3.00	3.10	3.20	**	YES	
T3255N-1	3.00	3.10	3.20	3.00	3.10	3.20	**	NO	
T4055-1	3.20	3.30	3.40	3.20	3.30	3.40	**	YES	

**SEE COMMON DIMENSIONS TABLE



PACKAGE OUTLINE

16, 20, 28, 32, 40L THIN QFN, 5x5x0.8mn

21-0140

1

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.