**Features** 





## 10-Bit, Nonvolatile, Linear-Taper Digital **Potentiometers**

### **General Description**

The MAX5481-MAX5484 10-bit (1024-tap) nonvolatile, linear-taper, programmable voltage-dividers and variable resistors perform the function of a mechanical potentiometer, but replace the mechanics with a pinconfigurable 3-wire serial SPI™-compatible interface or up/down digital interface. The MAX5481/MAX5482 are 3-terminal voltage-dividers and the MAX5483/MAX5484 are 2-terminal variable resistors.

The MAX5481-MAX5484 feature an internal, nonvolatile, electrically erasable programmable read-only memory (EEPROM) that stores the wiper position for initialization during power-up. The 3-wire SPI-compatible serial interface allows communication at data rates up to 7MHz. A pin-selectable up/down digital interface is also available.

The MAX5481-MAX5484 are ideal for applications requiring digitally controlled potentiometers. Two end-toend resistance values are available (10k $\Omega$  and 50k $\Omega$ ) in a voltage-divider or a variable-resistor configuration (see the Selector Guide). The nominal resistor temperature coefficient is 35ppm/°C end-to-end, and only 5ppm/°C ratiometric, making these devices ideal for applications requiring low-temperature-coefficient voltage-dividers, such as low-drift, programmable gain-amplifiers.

The MAX5481-MAX5484 operate with either a +2.7V to +5.25V single power supply or ±2.5V dual power supplies. These devices consume 400µA (max) of supply current when writing data to the nonvolatile memory and 1.0µA (max) of standby supply current. The MAX5481-MAX5484 are available in a space-saving (3mm x 3mm), 16-pin TQFN, or a 14-pin TSSOP package and are specified over the extended (-40°C to +85°C) temperature range.

### **Applications**

Gain and Offset	Low-Drift Programmable
Adjustment	Gain Amplifiers

LCD Contrast Adjustment Mechanical Potentiometer Replacement

Pressure Sensors

## **Ordering Information**

PART	PIN-PACKAGE	PKG CODE	TOP MARK
MAX5481ETE	16 TQFN-EP**	T1633F-3	ACP
MAX5481EUD*	14 TSSOP	U14-1	_

**Note:** All devices are specified over the -40°C to +85°C operating temperature range.

\*Future product—contact factory for availability.

\*EP = Exposed pad.


MIXIN

Ordering Information continued at end of data sheet.

♦ 1024 Tap Positions

- ♦ Power-On Recall of Wiper Position from **Nonvolatile Memory**
- ♦ 16-Pin (3mm x 3mm x 0.8mm) TQFN or 14-Pin **TSSOP Package**
- ♦ 35ppm/°C End-to-End Resistance Temperature Coefficient
- **♦** 5ppm/°C Ratiometric Temperature Coefficient
- ♦ 10kΩ and 50kΩ End-to-End Resistor Values
- ♦ Pin-Selectable SPI-Compatible Serial Interface or **Up/Down Digital Interface**
- ↑ 1µA (max) Standby Current
- ♦ Single +2.7V to +5.25V Supply Operation
- ♦ Dual ±2.5V Supply Operation

### Pin Configurations



Selector Guide appears at end of data sheet.

SPI is a trademark of Motorola, Inc.

Maxim Integrated Products 1

#### **ABSOLUTE MAXIMUM RATINGS**

VDD to GND       -0.3V to +6.0V         VSS to GND       -3.5V to +0.3V         VDD to VSS       -0.3V to +6.0V
$\frac{H, L, W \text{ to } V_{SS}}{CS, SCLK(\overline{INC}), DIN(U/\overline{D}), SPI/\overline{UD} \text{ to GND }0.3V \text{ to } (V_{DD} + 0.3V)}$
Maximum Continuous Current into H, L, and W MAX5481/MAX5483±5mA
MAX5482/MAX5484±1.0mA Maximum Current into Any Other Pin±50mA

Continuous Power Dissipation ( $T_A = +70$ °C)	
16-Pin TQFN (derate 17.5mW/°C above +70°C	
14-Pin TSSOP (derate 9.1mW/°C above +70°C	C)727mW
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(V_{DD} = +2.7V \text{ to } +5.25V, V_{SS} = GND = 0, V_H = V_{DD}, V_L = 0, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V_{DD} = +5.0V, T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted.}$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
DC PERFORMANCE (MAX5481/M	IAX5482 prog	rammable voltage-divider)					•
Resolution	N			10			Bits
Integral Napling out (Nata O)	INII	$V_{DD} = 2.7V$				±2	LOD
Integral Nonlinearity (Note 2)	INL	$V_{DD} = 5V$				±2	LSB
Differential Neglineevity (Nets 0)	DNL	$V_{DD} = 2.7V$				±1	LSB
Differential Nonlinearity (Note 2)	DINL	$V_{DD} = 5V$				±1	LOD
End-to-End Resistance Temperature Coefficient	TCR				35		ppm/°C
Ratiometric Resistance Temperature Coefficient					5		ppm/°C
Full Cools Frage		MAX5481		-4	-2.5	0	LCD
Full-Scale Error	FSE	MAX5482	MAX5482			0	LSB
Zara Caala Errar	705	MAX5481		0	+3.3	+5	LSB
Zero-Scale Error	ZSE	MAX5482	0	+1.45	+5	LSB	
Find to Find Desirtance	D	MAX5481	7.5	10	12.5	LO	
End-to-End Resistance	R <sub>H-L</sub>	MAX5482	37.5	50	62.5	kΩ	
Wiper Capacitance	Cw				60		рF
D : 1 ( W) 1 111		W at code = 15, H and L shorted to Vss, measure	MAX5481		6.3		1.0
Resistance from W to L and H		resistance from W to H, Figures MAX!		25			kΩ
DC PERFORMANCE (MAX5483/M	IAX5484 varia	able resistor)					
Resolution	N			10			Bits
		$V_{DD} = 2.7V$			-1.6		
Integral Nonlinearity (Note 3)	INL_R	$V_{DD} = 3V$		-4	-1.4	+4	LSB
		$V_{DD} = 5V$		-4	-1.3	+4	
		$V_{DD} = 2.7V$		+0.45			
Differential Nonlinearity (Note 3)	DNL_R	$V_{DD} = 3V$	-1	+0.4	+1	LSB	
		$V_{DD} = 5V$		-1	+0.35	+1	
Variable-Resistor Temperature Coefficient	TC <sub>VR</sub>	V <sub>DD</sub> = 3V to 5.25V; code = 128 to		35		ppm/°C	

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = +2.7V \text{ to } +5.25V, V_{SS} = GND = 0, V_H = V_{DD}, V_L = 0, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V_{DD} = +5.0V, T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted.}$  (Note 1)

PARAMETER	SYMBOL	CONDITI	MIN	TYP	MAX	UNITS	
Full-Scale Wiper-to-End	_	MAX5483		7.5	10	12.5	kΩ
Resistance	R <sub>W-L</sub>	MAX5484		37.5	50	62.5	kΩ
Zero-Scale Resistor Error	D-	Code = 0	1AX5483		70		Ω
Zero-Scale nesistor Error	R <sub>Z</sub>	Code = 0	1AX5484		110		32
Wiper Resistance	Rw	V <sub>DD</sub> ≥ 3V (Note 4)			50		Ω
Wiper Capacitance	Cw				60		рF
DIGITAL INPUTS (CS, SCLK(INC	), DIN(U/D), S	SPI/UD) (Note 5)					
		Single-supply operation	$V_{DD} = +3.6V \text{ to} +5.25V$	2.4			
Input-High Voltage	VIH	Single-supply operation	$V_{DD} = +2.7V \text{ to} +3.6V$	0.7 x V <sub>DD</sub>			V
		Dual-supply operation	V <sub>DD</sub> = +2.5V, V <sub>SS</sub> = -2.5V	2.0			
Input Low Voltage	V	Single-supply operation	$V_{DD} = +2.7V \text{ to} +5.25V$			0.8	V
Input-Low Voltage	VIL	Dual-supply operation	V <sub>DD</sub> = +2.5V, V <sub>SS</sub> = -2.5V			0.6	V
Input Leakage Current	I <sub>IN</sub>					±1	μΑ
Input Capacitance	CIN				5		рF
DYNAMIC CHARACTERISTICS							
Winer 2dD Dendwidth		Wiper at code = 01111	MAX5481		250		kHz
Wiper -3dB Bandwidth		$01111$ , $C_{LW} = 10pF$	MAX5482		50		KITZ
Total Harmonic Distortion	THD	V <sub>DD</sub> = 3V, wiper at code = 01111 01111, 1V <sub>RMS</sub> at 10kHz is	MAX5481		0.026		- %
Total Halffornic Distortion	ITID	applied at H, 10pF load on W	MAX5482	0.03			/6
NONVOLATILE MEMORY RELIA	BILITY						
Data Retention		$T_A = +85^{\circ}C$			50		Years
Endurance		$T_A = +25^{\circ}C$			200,000		Stores
Litturance		$T_A = +85^{\circ}C$			50,000		010163
POWER SUPPLY							
Single-Supply Voltage	$V_{DD}$	Vss = GND = 0		2.70		5.25	V
Dual Cumply Valtage	$V_{DD}$	GND = 0				5.25	\/
Dual-Supply Voltage Vss		V <sub>DD</sub> - V <sub>SS</sub> ≤ 5.25V	-2.5		-0.2	V	
Average Programming Current	lpg	During nonvolatile write; V <sub>DD</sub> or GND		220	400	μА	
Peak Programming Current		During nonvolatile write of a VDD or GND		4		mA	
Standby Current	I <sub>DD</sub>	Digital inputs = V <sub>DD</sub> or G	GND, T <sub>A</sub> = +25°C		0.6	1	μΑ
	I	1					·

#### TIMING CHARACTERISTICS

 $(V_{DD} = +2.7V \text{ to } +5.25V, V_{SS} = GND = 0, V_H = V_{DD}, V_L = 0, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V_{DD} = +5.0V, T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted.}$ ) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ANALOG SECTION	•					
Mr. O. III. T. (N. I. O.)		MAX5481		5		
Wiper Settling Time (Note 6)	ts	MAX5482		22		μs
SPI-COMPATIBLE SERIAL INTE	RFACE (Figu	re 3)	·			
SCLK Frequency	fsclk				7	MHz
SCLK Clock Period	tcp		140			ns
SCLK Pulse-Width High	tCH		60			ns
SCLK Pulse-Width Low	tCL		60			ns
CS Fall to SCLK Rise Setup	tcss		60			ns
SCLK Rise to CS Rise Hold	tcsh		0			ns
DIN to SCLK Setup	tDS		40			ns
DIN Hold after SCLK	tDH		0			ns
SCLK Rise to CS Fall Delay	tcso		15			ns
CS Rise to SCLK Rise Hold	tcs1		60			ns
CS Pulse-Width High	tcsw		150			ns
Write NV Register Busy Time	t <sub>BUSY</sub>				12	ms
UP/DOWN DIGITAL INTERFACE	(Figure 8)					
CS to INC Setup	tCI		25			ns
INC High to U/D Change	t <sub>ID</sub>		20			ns
U/D to INC Setup	t <sub>DI</sub>		25			ns
INC Low Period	t <sub>IL</sub>		25			ns
INC High Period	tıH		25			ns
INC Inactive to CS Inactive	tıc		50			ns
CS Deselect Time (Store)	tCPH		50			ns
INC Cycle Time	tcyc		50			ns
INC Active to CS Inactive	tıĸ		50			ns
Wiper Store Cycle	twsc				12	ms

- **Note 1:** 100% production tested at  $T_A = +25^{\circ}C$  and  $T_A = +85^{\circ}C$ . Guaranteed by design to  $T_A = -40^{\circ}C$ .
- Note 2: The DNL and INL are measured with the device configured as a voltage-divider with H = V<sub>DD</sub> and L = V<sub>SS</sub>. The wiper terminal (W) is unloaded and measured with a high-input-impedance voltmeter.
- Note 3: The DNL\_R and INL\_R are measured with D.N.C. unconnected and L =  $V_{SS}$  = 0. For  $V_{DD}$  = 5V, the wiper terminal is driven with a source current of  $I_W$  = 80μA for the 50k $\Omega$  device and 400μA for the 10k $\Omega$  device. For  $V_{DD}$  = 3V, the wiper terminal is driven with a source current of 40μA for the 50k $\Omega$  device and 200μA for the 10k $\Omega$  device.
- Note 4: The wiper resistance is measured using the source currents given in Note 3.
- Note 5: The device draws higher supply current when the digital inputs are driven with voltages between (V<sub>DD</sub> 0.5V) and (GND + 0.5V). See Supply Current vs. Digital Input Voltage in the *Typical Operating Characteristics*.
- Note 6: Wiper settling test condition uses the voltage-divider configuration with a 10pF load on W. Transition code from 00000 00000 to 01111 01111 and measure the time from CS going high to the wiper voltage settling to within 0.5% of its final value.

 $V_{DD} = 2.7V$ 

640 768 896 1024

 $V_{DD} = 2.7V$ 


640 768 896 1024


512


## 10-Bit, Nonvolatile, Linear-Taper Digital **Potentiometers**


## **Typical Operating Characteristics**

 $(V_{DD} = 5.0V, V_{SS} = 0, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 











### Typical Operating Characteristics (continued)


 $(V_{DD} = 5.0V, V_{SS} = 0, T_A = +25^{\circ}C, unless otherwise noted.)$ 





### Typical Operating Characteristics (continued)


 $(V_{DD} = 5.0V, V_{SS} = 0, T_A = +25^{\circ}C, unless otherwise noted.)$ 



























## Typical Operating Characteristics (continued)


(Circuit of Figure 1,  $T_A = +25$ °C, unless otherwise noted.)




















## Pin Description

## (MAX5481/MAX5482 Voltage-Dividers)


PIN		NAME	FUNCTION
TQFN	TSSOP	NAME	FUNCTION
1	12	Н	High Terminal
2	11	W	Wiper Terminal
3	10	L	Low Terminal
4–7, 15	7, 8, 9, 13	N.C.	No Connection. Not internally connected.
8, 16	14	V <sub>SS</sub>	Negative Power-Supply Input. For single-supply operation, connect VSS to GND. For dual-supply operation, -2.5V $\leq$ VSS $\leq$ -0.2V as long as (VDD - VSS) $\leq$ +5.25V. Bypass VSS to GND with a 0.1µF ceramic capacitor as close to the device as possible.
9	6	SPI/UD	Interface-Mode Select. Select serial SPI interface when $SPI/\overline{UD} = 1$ . Select serial up/down interface when $SPI/\overline{UD} = 0$ .
			Serial SPI Interface Data Input (SPI/UD = 1)
10	5	DIN(U/\overline{D})	Up/Down Control Input (SPI/ $\overline{UD}$ = 0). With DIN(U/ $\overline{D}$ ) low, a high-to-low SCLK( $\overline{INC}$ ) transition decrements the wiper position. With DIN(U/ $\overline{D}$ ) high, a high-to-low SCLK( $\overline{INC}$ ) transition increments the wiper position.
			Serial SPI Interface Clock Input (SPI/UD = 1)
11	4	SCLK(INC)	Wiper-Increment Control Input (SPI/ $\overline{UD}$ = 0). With $\overline{CS}$ low, the wiper position moves in the direction determined by the state of DIN(U/ $\overline{D}$ ) on a high-to-low transition.
12	3	CS	Active-Low Digital Input Chip Select
13	2	GND	Ground
14	1	V <sub>DD</sub>	Positive Power-Supply Input ( $+2.7V \le V_{DD} \le +5.25V$ ). Bypass $V_{DD}$ to GND with a $0.1\mu F$ ceramic capacitor as close to the device as possible.
EP	_	EP	Exposed Pad. Externally connect EP to VSS or leave unconnected.

## Pin Description (continued)


## (MAX5483/MAX5484 Variable Resistors)

PIN		NAME	FUNCTION
TQFN	TSSOP	INAIVIE	FUNCTION
4–7, 15	7, 8, 9, 13	N.C.	No Connection. Not internally connected.
1	12	D.N.C.	Do Not Connect. Leave unconnected for proper operation.
2	11	W	Wiper Terminal
3	10	L	Low Terminal
8, 16	14	V <sub>SS</sub>	Negative Power-Supply Input. For single-supply operation, connect VSS to GND. For dual-supply operation, -2.5V $\leq$ VSS $\leq$ -0.2V as long as (VDD - VSS) $\leq$ 5.25V. Bypass VSS to GND with a 0.1µF ceramic capacitor as close to the device as possible.
9	6	SPI/UD	Interface-Mode Select. Select serial SPI interface when $SPI/\overline{UD} = 1$ . Select serial up/down interface when $SPI/\overline{UD} = 0$ .
			Serial SPI Interface Data Input (SPI/UD = 1)
10	5	DIN(U/D)	Up/Down Control Input (SPI/ $\overline{\text{UD}}$ = 0). With DIN(U/ $\overline{\text{D}}$ ) low, a high-to-low SCLK( $\overline{\text{INC}}$ ) transition decrements the wiper position. With DIN(U/ $\overline{\text{D}}$ ) high, a high-to-low SCLK( $\overline{\text{INC}}$ ) transition increments the wiper position.
			Serial SPI Interface Clock Input (SPI/UD = 1)
11	4	SCLK(INC)	Wiper Increment Control Input (SPI/ $\overline{UD}$ = 0). With $\overline{CS}$ low, the wiper position moves in the direction determined by the state of DIN(U/ $\overline{D}$ ) on a high-to-low transition.
12	3	<u>CS</u>	Active-Low Digital Input Chip Select
13	2	GND	Ground
14	1	V <sub>DD</sub>	Positive Power-Supply Input (+2.7V $\leq$ V <sub>DD</sub> $\leq$ +5.25V). Bypass V <sub>DD</sub> to GND with a 0.1µF ceramic capacitor as close to the device as possible.
EP	_	EP	Exposed Pad. Externally connect EP to VSS or leave unconnected.

## Functional Diagrams



### Functional Diagrams (continued)



### **Detailed Description**

The MAX5481/MAX5482 linear programmable voltage-dividers and the MAX5483/MAX5484 variable resistors feature 1024 tap points (10-bit resolution) (see the Functional Diagrams). These devices consist of multiple strings of equal resistor segments with a wiper contact that moves among the 1024 points through a pin-selectable 3-wire SPI-compatible serial interface or up/down interface. The MAX5481/MAX5483 provide a total end-to-end resistance of 10k $\Omega$ , and the MAX5482/MAX5484 have an end-to-end resistance of 50k $\Omega$ . The MAX5481/MAX5482 allow access to the high, low, and wiper terminals for a standard voltage-divider configuration.

## MAX5481/MAX5482 Programmable Voltage-Dividers

The MAX5481/MAX5482 programmable voltage-dividers provide a weighted average of the voltage between the H and L inputs at the W output. Both devices feature 10-bit resolution and provide up to 1024 tap points between the H and L voltages. Ideally, the V<sub>L</sub> voltage occurs at the wiper terminal (W) when all data bits are zero and the V<sub>H</sub> voltage occurs at the wiper terminal when all data bits are one. The step size (1 LSB) voltage is equal to the voltage applied across terminals H and L divided by 2<sup>10</sup>. Calculate the wiper voltage V<sub>W</sub> as follows:

$$V_W(D) = D \left[ \frac{V_{HL-} (|V_{FSE}| + |V_{ZSE}|)}{1023} \right] + V_L + |V_{ZSE}|$$




Figure 1. Resistance from W to H vs. Code (10k $\Omega$  Voltage-Divider)




Figure 2. Resistance from W to L vs. Code (10k $\Omega$  Voltage-Divider)

where D is the decimal equivalent of the 10 data bits written (0 to 1023),  $V_{HL}$  is the voltage difference between the H and L terminals:

$$V_{FSE} = FSE \left[ \frac{V_{HL}}{1024} \right]$$
, and  $V_{ZSE} = ZSE \left[ \frac{V_{HL}}{1024} \right]$ 

The MAX5481 includes a total end-to-end resistance value of  $10k\Omega$  while the MAX5482 features an end-to-end resistance value of  $50k\Omega$ . These devices are not intended to be used as a variable resistor. Wiper current creates a nonlinear voltage drop in series with the wiper. To ensure temperature drift remains within specifications, do not pull current through the voltage-divider wiper. Connect the wiper to a high-impedance node. Figures 1 and 2 show the behavior of the MAX5481's resistance from W to H and from W to L. This does not apply to the variable-resistor devices

#### MAX5483/MAX5484 Variable Resistors

The MAX5483/MAX5484 provide a programmable resistance between W and L. The MAX5483 features a total end-to-end resistance value of  $10k\Omega$ , while the MAX5484 provides an end-to-end resistance value of  $50k\Omega$ . The programmable resolution of this resistance is equal to the nominal end-to-end resistance divided by 1024 (10-bit resolution). For example, each nominal segment resistance is  $9.8\Omega$  and  $48.8\Omega$  for the MAX5483 and the MAX5484, respectively.

#### Table 1. RwL at Selected Codes

CODE (DECIMAL)	MAX5483 (10kΩ DEVICE)	MAX5484 (50kΩ DEVICE)
(BEGINIAL)	$R_{WL}$ ( $\Omega$ )	R <sub>WL</sub> (Ω)
0	70	110
1	80	160
512	5070	25,110
1023	10,070	50,110

The 10-bit data in the 10-bit latch register selects a wiper position from the 1024 possible positions, resulting in 1024 values for the resistance from W to L. Calculate the resistance from W to L (RWL) by using the following formula:

$$R_{WL}(D) = \frac{D}{1023} \times R_{W-L} + R_{Z}$$

where D is decimal equivalent of the 10 data bits written, R<sub>W-L</sub> is the nominal end-to-end resistance, and R<sub>Z</sub> is the zero-scale error. Table 1 shows the values of R<sub>WL</sub> at selected codes for the MAX5483/MAX5484.

## Digital Interface

Configure the MAX5481–MAX5484 by a pin-selectable, 3-wire, SPI-compatible serial data interface or an up/down interface. Drive SPI/UD high to select the 3-wire SPI-compatible interface. Pull SPI/UD low to select the up/down interface.

### Table 2. Command Decoding\*

CLOCK EDGE	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	 24
Bit Name		_	C1	CO		_	_	_	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		 _
Write Wiper Register	0	0	0	0	0	0	0	0	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Χ	 Χ
Copy Wiper Register to NV Register	0	0	1	0	0	0	0	0	_			_	_	_		_	_			 _
Copy NV Register to Wiper Register	0	0	1	1	0	0	0	0	_		_	_	_	_	_	_	_	_	_	 _

<sup>\*</sup>D9 is the MSB and D0 is the LSB.

X = Don't care.




Figure 3. SPI-Compatible Serial-Interface Timing Diagram (SPI/UD = 1)

#### SPI-Compatible Serial Interface

Drive SPI/ $\overline{UD}$  high to enable the 3-wire SPI-compatible serial interface (see Figure 3). This write-only interface contains three inputs: chip select ( $\overline{CS}$ ), data in ( $\overline{DIN(U/D)}$ ), and data clock ( $\overline{SCLK(INC)}$ ). Drive  $\overline{CS}$  low to load the data at  $\overline{DIN(U/D)}$  synchronously into the shift register on each  $\overline{SCLK(INC)}$  rising edge.

The WRITE command (C1, C0 = 00) requires 24 clock cycles to transfer the command and data (Figure 4a). The COPY commands (C1, C0 = 10 or 11) use either eight clock cycles to transfer the command bits (Figure 4b) or 24 clock cycles with the last 16 data bits disregarded by the device.

After loading the data into the shift register, drive  $\overline{CS}$  high to latch the data into the appropriate control register. Keep  $\overline{CS}$  low during the entire serial data stream to avoid corruption of the data. Table 2 shows the command decoding.

#### Write Wiper Register

Data written to this register (C1, C0 = 00) controls the wiper position. The 10 data bits (D9–D0) indicate the position of the wiper. For example, if  $DIN(U/\overline{D}) = 00\,0000\,0000$ , the wiper moves to the position closest to L. If  $DIN(U/\overline{D}) = 11\,1111\,1111$ , the wiper moves closest to H.

This command writes data to the volatile random access memory (RAM), leaving the NV register unchanged. When the device powers up, the data stored in the NV register transfers to the wiper register, moving the wiper to the stored position. Figure 5 shows how to write data to the wiper register.




Figure 4. Serial SPI-Compatible Interface Format




Figure 5. Write Wiper Register Operation

#### Table 3. Truth Table

<del>CS</del>	DIN(U/D)	SCLK(INC)	W
┙	L	$\rightarrow$	Decrement
L	Н	$\downarrow$	Increment
L	X	1	No Change
Н	X	X	No Change
$\downarrow$	X	X	No Change
<b>↑</b>	X	L	Position Not Stored
1	Х	Н	Position Stored

- $\uparrow$  = High-to-low transition.
- $\downarrow$  = Low-to-high transition.
- X = Don't care.

#### Copy Wiper Register to NV Register

The copy wiper register to NV register command (C1, C0 = 10) stores the current position of the wiper to the NV register for use at power-up. Figure 6 shows how to copy data from wiper register to NV register. The operation takes up to 12ms (max) after  $\overline{CS}$  goes high to complete and no other operation should be performed until completion.

#### Copy NV Register to Wiper Register

The copy NV register to wiper register (C1, C0 = 11) restores the wiper position to the current value stored in the NV register. Figure 7 shows how to copy data from the NV register to the wiper register.

#### **Digital Up/Down Interface**

Figure 8 illustrates an up/down serial-interface timing diagram. In digital up/down interface mode (SPI/ $\overline{UD}$  = 0), the logic inputs  $\overline{CS}$ , DIN(U/ $\overline{D}$ ), and SCLK(INC) control the wiper position and store it in nonvolatile memory (see Table 3). The chip-select ( $\overline{CS}$ ) input enables the serial interface when low and disables the interface when high. The position of the wiper is stored in the nonvolatile register when  $\overline{CS}$  transitions from low to high while SCLK( $\overline{INC}$ ) is high.

When the serial interface is active  $(\overline{CS} \text{ low})$ , a high-to-low (falling edge) transition on SCLK( $\overline{INC}$ ) increments or decrements the internal 10-bit counter depending on the state of DIN( $\overline{U/D}$ ). If DIN( $\overline{U/D}$ ) is high, the wiper increments. If DIN( $\overline{U/D}$ ) is low, the wiper decrements.

The device stores the value of the wiper position in the nonvolatile memory when  $\overline{CS}$  transitions from low to high while  $SCLK(\overline{INC})$  is high. The host system can disable




Figure 6. Copy Wiper Register to NV Register Operation




Figure 7. Copy NV Register to Wiper Register Operation

the serial interface and deselect the device without storing the latest wiper position in the nonvolatile memory by keeping SCLK(INC) low while taking  $\overline{\text{CS}}$  high.

Upon power-up, the MAX5481–MAX5484 load the value of nonvolatile memory into the wiper register, and set the wiper position to the value last stored.

#### Standby Mode

The MAX5481–MAX5484 feature a low-power standby mode. When the device is not being programmed, it enters into standby mode and supply current drops to  $0.5\mu A$  (typ).

#### **Nonvolatile Memory**

The internal EEPROM consists of a nonvolatile register that retains the last value stored prior to power-down. The nonvolatile register is programmed to midscale at the factory. The nonvolatile memory is guaranteed for 50 years of wiper data retention and up to 200,000 wiper write cycles.

#### **Power-Up**

Upon power-up, the MAX5481–MAX5484 load the data stored in the nonvolatile wiper register into the volatile wiper register, updating the wiper position with the data stored in the nonvolatile wiper register.

### \_Applications Information

The MAX5481–MAX5484 are ideal for circuits requiring digitally controlled adjustable resistance, such as LCD contrast control (where voltage biasing adjusts the display contrast), or programmable filters with adjustable gain and/or cutoff frequency.

#### **Positive LCD Bias Control**

Figures 9 and 10 show an application where a voltagedivider or a variable resistor is used to make an adjustable, positive LCD-bias voltage. The op amp provides buffering and gain to the voltage-divider network made by the programmable voltage-divider (Figure 9) or to a fixed resistor and a variable resistor (see Figure 10).

#### **Programmable Gain and Offset Adjustment**

Figure 11 shows an application where a voltage-divider and a variable resistor are used to make a programmable gain and offset adjustment.




Figure 8. Up/Down Serial-Interface Timing Diagram (SPI/UD = 0)




Figure 9. Positive LCD Bias Control Using a Voltage-Divider




Figure 11. Programmable Gain/Offset Adjustment




Figure 10. Positive LCD Bias Control Using a Variable Resistor




Figure 12. Programmable Filter

#### **Programmable Filter**

Figure 12 shows the configuration for a 1st-order programmable filter using two variable resistors. Adjust R2 for the gain and adjust R3 for the cutoff frequency. Use the following equations to estimate the gain (G) and the 3dB cutoff frequency (fc):

$$G = 1 + \left(\frac{R1}{R2}\right)$$

$$f_C = \frac{1}{2\pi \times R3 \times C}$$

### **Selector Guide**

PART	CONFIGURATION	END-TO-END RESISTANCE ( $k\Omega$ )
MAX5481ETE	Voltage-divider	10
MAX5481EUD	Voltage-divider	10
MAX5482ETE	Voltage-divider	50
MAX5482EUD	Voltage-divider	50
MAX5483ETE	Variable resistor	10
MAX5483EUD	Variable resistor	10
MAX5484ETE	Variable resistor	50
MAX5484EUD	Variable resistor	50

### \_Ordering Information (continued)

PART	PIN-PACKAGE	PKG CODE	TOP MARK	
MAX5482ETE	16 TQFN-EP**	T1633F-3	ACQ	
MAX5482EUD*	14 TSSOP	U14-1	_	
MAX5483ETE	16 TQFN-EP**	T1633F-3	ACR	
MAX5483EUD*	14 TSSOP	U14-1	_	
MAX5484ETE	16 TQFN-EP**	T1633F-3	ACS	
MAX5484EUD*	14 TSSOP	U14-1	_	


**Note:** All devices are specified over the -40°C to +85°C operating temperature range.

### **Chip Information**

TRANSISTOR COUNT: 20,029

PROCESS: BiCMOS

## Pin Configurations (continued)




<sup>\*</sup>Future product—contact factory for availability.

<sup>\*\*</sup>EP = Exposed pad.

### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



PKG	8L 3x3			1	12L 3x3	3	16L 3x3		
REF.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80
b	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30
D	2.90	3.00	3.10	2.90	3.00	3.10	2.90	3.00	3.10
Е	2.90	3.00	3.10	2.90	3.00	3.10	2.90	3.00	3.10
е	0	.65 BS	C.	0.50 BSC.			0.50 BSC.		
L	0.35	0.55	0.75	0.45	0.55	0.65	0.30	0.40	0.50
N		8		12			16		
ND	2			3			4		
NE	2			3			4		
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05
A2	C	.20 RE	F	0.20 REF			0.20 REF		
k	0.25	-		0.25	-		0.25	-	-

EXPOSED PAD VARIATIONS										
PKG.	D2			E2			PIN ID	JEDEC	DOWN BONDS	
CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	PINID		ALLOWED	
TQ833-1	0.25	0.70	1.25	0.25	0.70	1.25	0.35 x 45°	WEEC	NO	
T1233-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1	NO	
T1233-3	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1	YES	
T1233-4	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1	YES	
T1633-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2	NO	
T1633-2	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2	YES	
T1633F-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45°	WEED-2	N/A	
T1633FH-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45°	WEED-2	N/A	
T1633-4	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2	NO	

- OTTES:

  1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.

  2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.

  3. NIS THE TOTAL NUMBER OF TERMINALS.

  3. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESO 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED, THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.

  ★ DIMENSION DA PPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.20 mm AND 0.25 mm FROM TERMINAL TIP.

  ★ NO AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.

  7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.

- 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.

  ACOPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.

  DRAWING CONFORMS TO JEDEC MOZEO REVISION C.

  MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.


  11. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.

	NINX		
PACKAGE 8, 12, 16L	THIN QFN, 3x3x0.8mm		
APPROVAL	DOCUMENT CONTROL NO. 21-0136	REV.	2/2

-DRAWING NOT TO SCALE-

### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.