# 2A，76V，High－Efficiency MAXPower Step－Down DC－DC Converters 


#### Abstract

General Description The MAX5090A／B／C easy－to－use，high－efficiency，high－ voltage step－down DC－DC converters operate from an input voltage up to 76 V ，and consume only $310 \mu \mathrm{~A}$ qui－ escent current at no load．This pulse－width－modulated （PWM）converter operates at a fixed 127 kHz switching frequency at heavy loads，and automatically switches to pulse－skipping mode to provide low quiescent cur－ rent and high efficiency at light loads．The MAX5090 includes internal frequency compensation simplifying circuit implementation．The device can also be syn－ chronized with external system clock frequency in a noise－sensitive application．The MAX5090 uses an internal low on－resistance and a high－voltage DMOS transistor to obtain high efficiency and reduce overall system cost．This device includes undervoltage lock－ out，cycle－by－cycle current limit，hiccup－mode output short－circuit protection，and overtemperature shutdown． The MAX5090 delivers up to 2A output current．External shutdown is included，featuring $19 \mu \mathrm{~A}$（typ）shutdown current．The MAX5090A／MAX5090B versions have fixed output voltages of 3.3 V and 5 V ，respectively，while the MAX5090C features an adjustable 1.265 V to 11 V output voltage． The MAX5090 is available in a space－saving 16－pin thin QFN package（ $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ ）and operates over the automotive temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ ．


Applications
Automotive
Industrial
Distributed Power

Typical Operating Circuit


## 2A, 76V, High-Efficiency MAXPower Step-Down DC-DC Converters

## ABSOLUTE MAXIMUM RATINGS

(Voltages referenced to PGND, unless otherwise specified.)
VIN, DRAIN

D... $\qquad$ -0.3 V to +80 V SGND, PGND -0.3 V to +0.3 V
LX... $\qquad$ 0.8 V to $(\mathrm{VIN}+0.3 \mathrm{~V})$

BST. X... $\qquad$ $-0.3 V$ to (VIN +10 V )
BST to LX
$\qquad$ -0.3 V to +10 V
ON/OFF C. $\qquad$
$\qquad$ -0.3 V to $(\mathrm{V}$ IN $+0.3 \mathrm{~V})$
SS................................................................ 0.3 to +4 V FB

MAX5090C ...............1mA (internally clamped to $+2 \mathrm{~V},-0.3 \mathrm{~V}$ )
*As per JEDEC 51 Standard Multilayer Board.


Operating (d
Storage Temperature Range ............................ $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Junction Temperature............................................... $150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s) ................................. $+300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\text {IN }}=+12 \mathrm{~V}, \mathrm{~V}_{\text {ON }} / \overline{\text { OFF }}=+12 \mathrm{~V}, \mathrm{~V}_{\text {SYNC }}=0 \mathrm{~V}\right.$, IOUT $=0, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. See the Typical Operating Circuit.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage Range | VIN |  |  | 6.5 |  | 76.0 | V |
| Undervoltage Lockout | UVLO | VIN rising |  | 5.70 | 6.17 | 6.45 | V |
| UVLO Hysteresis | UVLOHYS |  |  |  | 0.5 |  | V |
| Output Voltage | Vout | MAX5090A | VIN $=6.5 \mathrm{~V}$ to 76 V , IOUT $=0$ to 2 A | 3.20 | 3.3 | 3.39 | V |
|  |  | MAX5090B | VIN $=7.5 \mathrm{~V}$ to 76 V , IOUT $=0$ to 2 A | 4.85 | 5.0 | 5.15 |  |
|  |  | MAX5090B | V IN $=7 \mathrm{~V}$ to 76 V , IOUT $=0$ to 1 A | 4.85 | 5.0 | 5.15 |  |
| Output Voltage Range | VOUT | MAX5090C only |  | 1.265 |  | 11.000 | V |
| Feedback Voltage | $V_{\text {FB }}$ | MAX5090C, $\mathrm{V}_{\text {IN }}=6.5 \mathrm{~V}$ to 76V |  | 1.191 | 1.228 | 1.265 | V |
| Efficiency | $\eta$ | MAX5090A | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}$, IOUT $=1 \mathrm{~A}$ | 80 |  |  | \% |
|  |  | MAX5090B | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}$, IOUT $=1 \mathrm{~A}$ |  | 88 |  |  |
|  |  | MAX5090C | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}$, IOUT $=1 \mathrm{~A}$ |  | 88 |  |  |
| Quiescent Supply Current (Note 2) | IQ | MAX5090A | $\mathrm{V}_{1 \mathrm{~N}}=6.5 \mathrm{~V}$ to 28 V |  | 310 | 550 | $\mu \mathrm{A}$ |
|  |  | MAX5090B | $\mathrm{V}_{\text {IN }}=7 \mathrm{~V}$ to 28 V |  | 310 | 550 |  |
|  |  | MAX5090C | $\mathrm{V}^{1 \mathrm{~N}}=6.5 \mathrm{~V}$ to 28 V |  | 310 | 550 |  |
| Quiescent Supply Current (Note 2) | IQ | MAX5090A | $\mathrm{V}_{\mathrm{IN}}=6.5 \mathrm{~V}$ to 40 V |  | 310 | 570 | $\mu \mathrm{A}$ |
|  |  | MAX5090B | $\mathrm{V}_{1 \mathrm{~N}}=7 \mathrm{~V}$ to 40V |  | 310 | 570 |  |
|  |  | MAX5090C | $\mathrm{V}^{1 \mathrm{~N}}=6.5 \mathrm{~V}$ to 40 V |  | 310 | 570 |  |
| Quiescent Supply Current (Note 2) | IQ | MAX5090A | $\mathrm{V}_{\mathrm{IN}}=6.5 \mathrm{~V}$ to 76 V |  | 310 | 650 | $\mu \mathrm{A}$ |
|  |  | MAX5090B | $\mathrm{V}_{\text {IN }}=7 \mathrm{~V}$ to 76 V |  | 310 | 650 |  |
|  |  | MAX5090C | $\mathrm{V}_{\text {IN }}=6.5 \mathrm{~V}$ to 76 V |  | 310 | 650 |  |
| Shutdown Current | ISHDN | $\mathrm{V}_{\text {ON/OFF }}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=14 \mathrm{~V}$ |  |  | 19 | 45 | $\mu \mathrm{A}$ |
| SOFT-START |  |  |  |  |  |  |  |
| Default Internal Soft-Start Period |  | Css $=0$ |  |  | 700 |  | $\mu \mathrm{s}$ |
| Soft-Start Charge Current | Iss |  |  | 4.5 | 10 | 16.0 | $\mu \mathrm{A}$ |

## 2A, 76V, High-Efficiency MAXPower Step-Down DC-DC Converters

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{\text {IN }}=+12 \mathrm{~V}, \mathrm{~V}_{\text {ON }} / \overline{O F F}=+12 \mathrm{~V}, \mathrm{~V}_{\text {SYNC }}=0 \mathrm{~V}\right.$, IOUT $=0, \mathrm{~T}_{\mathrm{A}}=\mathrm{TJ}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. See the Typical Operating Circuit.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Soft-Start Reference Voltage | VSS(REF) |  | 1.23 | 1.46 | 1.65 | V |
| INTERNAL SWITCH/CURRENT LIMIT |  |  |  |  |  |  |
| Peak Switch Current Limit | ILIM | (Note 3) | 2.4 | 3.3 | 5.0 | A |
| Switch Leakage Current | IOL | $\mathrm{V}_{\mathrm{IN}}=76 \mathrm{~V}, \mathrm{~V}$ ON/OFF $=0 \mathrm{~V}, \mathrm{~V} \mathrm{LX}=0 \mathrm{~V}$ | -10 |  | +10 | $\mu \mathrm{A}$ |
| Switch On-Resistance | $\mathrm{RDS}(\mathrm{ON})$ | ISWITCH = 1A |  | 0.26 | 0.4 | $\Omega$ |
| PFM Threshold | IPFM | Minimum switch current in any cycle | 1 | 60 | 300 | mA |
| PFM Threshold | IPFM | Minimum switch current in any cycle at $\mathrm{T}_{\mathrm{J}} \leq+25^{\circ} \mathrm{C}$ (Note 4) | 14 |  | 300 | mA |
| FB Input Bias Current | IB | MAX5090C, $\mathrm{V}_{\mathrm{FB}}=1.2 \mathrm{~V}$ | -150 | +0.1 | +150 | nA |
| ON/OFF CONTROL INPUT |  |  |  |  |  |  |
| ON/OFF Input-Voltage Threshold | VON/OFF | Rising trip point | 1.180 | 1.38 | 1.546 | V |
| ON/OFF Input-Voltage <br> Hysteresis | V HYST |  |  | 100 |  | mV |
| ON/OFF Input Current | ION/OFF | VON/OFF $=0 \mathrm{~V}$ to $\mathrm{V}^{\prime} \mathrm{N}$ |  | 10 | 100 | nA |
| OSCILLATOR/SYNCHRONIZATION |  |  |  |  |  |  |
| Oscillator Frequency | fosc |  | 106 | 127 | 150 | kHz |
| Synchronization | fsync |  | 119 |  | 200 | kHz |
| Maximum Duty Cycle | DMAX | $\mathrm{V}_{\text {IN }}=6.5 \mathrm{~V}$ to $76 \mathrm{~V}, \mathrm{~V}_{\text {OUT }} \leq 11 \mathrm{~V}$ | 80 | 95 |  | \% |
| SYNC High-Level Voltage |  |  | 2.0 |  |  | V |
| SYNC Low-Level Voltage |  |  |  |  | 0.8 | V |
| SYNC Minimum Pulse Width |  |  |  |  | 350 | ns |
| SYNC Input Leakage |  |  | -1 |  | +1 | $\mu \mathrm{A}$ |
| INTERNAL VOLTAGE REGULATOR |  |  |  |  |  |  |
| Regulator Output Voltage | VD | V IN $=9 \mathrm{~V}$ to 76 V , IOUT $=0$ | 7.0 | 7.8 | 8.4 | V |
| Dropout Voltage |  | $6.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 8.5 \mathrm{~V}$, IOUT $=15 \mathrm{~mA}$ |  | 0.5 |  | V |
| Load Regulation | $\Delta \mathrm{VD} / \Delta \mathrm{l}$ VD | 0 to 15 mA |  | 10 |  | $\Omega$ |
| PACKAGE THERMAL CHARACTERISTICS |  |  |  |  |  |  |
| Thermal Resistance (Junction to Ambient) | $\theta_{\text {JA }}$ | TQFN package (JEDEC 51) |  | 30 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| THERMAL SHUTDOWN |  |  |  |  |  |  |
| Thermal-Shutdown Junction Temperature | TsH | Temperature rising |  | +175 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal-Shutdown Hysteresis | THYST |  |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |

Note 1: All limits at $-40^{\circ} \mathrm{C}$ are guaranteed by design, not production tested.
Note 2: For total current consumption during switching (at no load), also see the Typical Operating Characteristics.
Note 3: Switch current at which the current-limit circuit is activated.
Note 4: Limits are guaranteed by design.

## 2A, 76V, High-Efficiency MAXPower Step-Down DC-DC Converters



LINE REGULATION
(MAX5090BATE, VOUT $=5 \mathrm{~V}$ )


EFFICIENCY vs. LOAD CURRENT (MAX5090AATE, VOUT = 3.3V)



LOAD REGULATION
(MAX5090AATE, $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$ )


EFFICIENCY vs. LOAD CURRENT (MAX5090BATE, $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ )


LINE REGULATION
(MAX5090AATE, $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$ )


LOAD REGULATION (MAX5090BATE, $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ )


OUTPUT CURRENT LIMIT vs. TEMPERATURE (MAX5090AATE)


## 2A, 76V, High-Efficiency MAXPower Step-Down DC-DC Converters

Typical Operating Characteristics (continued)
$\left(\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{ON} / \mathrm{OFF}}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{J}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. See the Typical Operating Circuit, if applicable.)


## 2A, 76V, High-Efficiency MAXPower Step-Down DC-DC Converters

Typical Operating Characteristics (continued)
$\left(\mathrm{V}_{I N}=12 \mathrm{~V}, \mathrm{~V}\right.$ ON/OFF $=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. See the Typical Operating Circuit, if applicable.)


A: Vout, 200mV/div, AC-COUPLED B: lout, $500 \mathrm{~mA} /$ div, 0.1 A T0 1A

$4 \mu \mathrm{~s} / \mathrm{div}$
A: SWITCH VOLTAGE, 2OV/div (VIN $=48 \mathrm{~V}$ )
B: INDUCTOR CURRENT, $200 \mathrm{~mA} / \mathrm{div}$ ( lout = 0 )
PEAK SWITCH CURRENT
vs. INPUT VOLTAGE



A: SWITCH VOLTAGE, 20V/div $\left(V_{I N}=48 \mathrm{~V}\right)$ B: INDUCTOR CURRENT, $200 \mathrm{~mA} / \mathrm{div}\left(I_{0}=75 \mathrm{~mA}\right)$

STARTUP WAVEFORM


A: $\mathrm{V}_{\text {on/ }} \overline{\text { OFF }}, 2 \mathrm{~V} / \mathrm{div}$
B: Vout, 1V/div


AИIXIN

## 2A, 76V, High-Efficiency MAXPower Step-Down

 DC-DC ConvertersPin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1,2 | LX | Source Connection of Internal High-Side Switch |
| 3 | BST | Boost Capacitor Connection. Connect a 0.22 F ceramic capacitor from BST to LX. |
| 4 | VIN | Input Voltage. Bypass VIN to SGND with a low-ESR capacitor as close to the device as possible. |
| 5 | VD | Internal Regulator Output. Bypass VD to PGND with a 3.3मF/10V or greater ceramic capacitor. |
| 6 | SYNC | Synchronization Input. Connect SYNC to an external clock for synchronization. Connect to SGND to <br> select the internal 127kHz switching frequency. |
| 7 | SS | Soft-Start Capacitor Connection. Connect an external capacitor from SS to SGND to adjust the soft- <br> start time. |
| 8 | FB | Output Sense Feedback Connection. <br> For fixed output voltage (MAX5090A/MAX5090B), connect FB to Vout. <br> For adjustable output voltage (MAX5090C), use an external resistive voltage-divider to set Vout. VFB <br> regulating set point is 1.228V. |
| 9 | ON/OFF | Shutdown Control Input. Pull ON/OFF low to put the device in shutdown mode. Drive ON/OFF high for <br> normal operation. Connect ON/OFF to VIN with short leads for always-on operation. |
| 10 | SGND | Signal Ground. SGND must be connected to PGND for proper operation. |
| $11,15,16$ | N.C. | No Connection. Not internally connected. |
| 12 | PGND | Power Ground |
| 13,14 | DRAIN | Internal High-Side Switch Drain Connection |
| - | EP | Exposed Pad. Solder EP to SGND plane to aid in heat dissipation. Do not use as the only electrical <br> ground connection. |

## Detailed Description

The MAX5090 step-down DC-DC converter operates from a 6.5 V to 76 V input voltage range. A unique volt-age-mode control scheme with voltage feed-forward and an internal switching DMOS FET provides high efficiency over a wide input voltage range. This pulse-width-modulated converter operates at a fixed 127 kHz switching frequency or can be synchronized with an external system clock frequency. The device also features automatic pulse-skipping mode to provide high efficiency at light loads. Under no load, the MAX5090 consumes only $310 \mu \mathrm{~A}$, and in shutdown mode, consumes only $20 \mu \mathrm{~A}$. The MAX5090 also features under-voltage-lockout, hiccup-mode output short-circuit protection and thermal shutdown.

ON/DFF/Undervoltage Lockout (UVLO) Use the ON/OFF function to program the external UVLO threshold at the input. Connect a resistive voltagedivider from VIN to SGND with the center node to ON/OFF, as shown in Figure 1. Calculate the threshold value by using the following formula:

$$
\mathrm{V}_{\mathrm{UVLO}(\mathrm{TH})}=\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right) \times 1.38
$$

Set the external VuVLO(TH) to greater than 6.45 V . The maximum recommended value for $R 2$ is less than $1 \mathrm{M} \Omega$. ON/OFF is a logic input and can be safely driven to the full VIN range. Connect ON/OFF to VIN for automatic startup. Drive ON/ $\overline{O F F}$ to ground to shut down the MAX5090. Shutdown forces the internal power MOSFET off, turns off all internal circuitry, and reduces the VIN supply current to $20 \mu \mathrm{~A}$ (typ). The ON/OFF rising threshold is 1.546 V (max). Before any operation begins, the voltage at ON/OFF must exceed 1.546 V . The ON/OFF input has 100 mV hysteresis.
If the external UVLO threshold setting divider is not used, an internal undervoltage-lockout feature monitors the supply voltage at $\mathrm{V}_{\mathrm{IN}}$ and allows the operation to start when VIN rises above 6.45V (max). The internal UVLO rising threshold is set at 6.17 V with 0.5 V hysteresis. The VIN and VON/OFF voltages must be above 6.5 V and 1.546 V , respectively, for proper operation.

## 2A, 76V, High-Efficiency MAXPower Step-Down DC-DC Converters



# 2A, 76V, High-Efficiency MAXPower Step-Down DC-DC Converters 

## Boost High-Side Gate Drive (BST)

Connect a flying bootstrap capacitor between LX and BST to provide the gate-drive voltage to the high-side n-channel DMOS switch. The capacitor is alternately charged from the internally regulated output-voltage VD and placed across the high-side DMOS driver. Use a $0.22 \mu \mathrm{~F}, 16 \mathrm{~V}$ ceramic capacitor located as close to the device as possible.
On startup, an internal low-side switch connects LX to ground and charges the BST capacitor to (VD - VDIODE). Once the BST capacitor is charged, the internal low-side switch is turned off and the BST capacitor voltage provides the necessary enhancement voltage to turn on the high-side switch.

Synchronization (SYNC)
SYNC controls the oscillator frequency. Connect SYNC to SGND to select 127 kHz operation. Use the SYNC input to synchronize to an external clock. SYNC has a guaranteed frequency range of 119 kHz to 200 kHz when using an external clock.
When SYNC is connected to SGND, the internal clock is used to generate a ramp with the amplitude in proportion to $\mathrm{V}_{\mathrm{IN}}$ and the period corresponding to the internal clock frequency to modulate the duty cycle of the high-side switch.
If an external clock (SYNC clock) is applied at SYNC for four cycles, the MAX5090 selects the SYNC clock. The MAX5090 generates a ramp (SYNC ramp) with the amplitude in proportion to VIN and the period corresponding to the SYNC clock frequency. The MAX5090 initially blanks the SYNC ramp for $375 \mu$ s (typ) to allow the ramp to reach its target amplitude (proportion to the $\mathrm{V}_{\mathrm{IN}}$ supply). After the SYNC blanking time, the SYNC ramp and the SYNC clock switch to the PWM controller and replace the internal ramp and the internal clock, respectively. If the SYNC clock is removed for three internal clock cycles, the internal clock and the internal ramp switch back to the PWM controller.
The minimum pulse-width requirement for the external clock is 350 ns , and if the requirement is not met, the MAX5090 could ignore the clock as a noisy bounce.

Soft-Start (SS)
The MAX5090 provides the flexibility to externally program a suitable soft-start time for a given application. Connect an external capacitor from SS to SGND to use the external soft-start. Soft-start gradually ramps up the reference voltage seen by the error amplifier to control the output's rate of rise and reduce the input surge current during startup. For soft-start time longer than 700 $\mu \mathrm{s}$, use the following equation to calculate the soft-start capacitor (CSS) required for the soft-start time (tss):

$$
\mathrm{C}_{\mathrm{SS}}=\frac{10 \times 10^{-6} \times \mathrm{t}_{\mathrm{SS}}}{1.46}
$$

where tss > 700
The MAX5090 also provides an internal soft-start ( $700 \mu \mathrm{~s}$, typ) with a current source to charge an internal capacitor to rise up to the bandgap reference voltage. The internal soft-start voltage will eventually be pulled up to 3.4 V . The internal soft-start reference also feeds to the error amplifier. The error amplifier takes the lowest voltage among SS, the internal soft-start voltage, and the bandgap reference voltage as the input reference for VOUT.
Soft-start occurs when power is first applied and when the device exits shutdown. The MAX5090 also goes through soft-start when coming out of thermal-overload protection. During a soft-start, if the voltage at SS (VSS) is charged up to 1.46 V in less than $700 \mu \mathrm{~s}$, the MAX5090 takes its default internal soft-start (700 $\mathrm{\mu s}$ ) to ramp up as its reference. After the SS and the internal soft-start ramp up over the bandgap reference, the error amplifier takes the bandgap reference.

## Thermal-Overload Protection

The MAX5090 features integrated thermal-overload protection. Thermal-overload protection limits power dissipation in the device, and protects the device from a thermal overstress. When the die temperature exceeds $+175^{\circ} \mathrm{C}$, an internal thermal sensor signals the shutdown logic, turning off the internal power MOSFET, resetting the internal soft-start and allowing the IC to cool. The thermal sensor turns the internal power MOSFET back on after the IC's die temperature cools down to $+155^{\circ} \mathrm{C}$, resulting in a pulsed output under continuous thermal-overload conditions.

## 2A, 76V, High-Efficiency MAXPower Step-Down DC-DC Converters



Figure 1. Fixed Output-Voltage Configuration


Figure 2. Adjustable Output-Voltage Configuration

# 2A, 76V, High-Efficiency MAXPower Step-Down DC-DC Converters 

Thermal-overload protection is intended to protect the MAX5090 in the event of a fault condition. For normal circuit operation, do not exceed the absolute maximum junction temperature rating of $\mathrm{T}_{\mathrm{J}}=+150^{\circ} \mathrm{C}$.

## Setting the Output Voltage

The MAX5090A/MAX5090B have preset output voltages of 3.3 V and 5.0 V , respectively. Connect FB to VOUT for the preset output voltage (Figure 1).
The MAX5090C offers an adjustable output voltage. Set the output voltage with a resistive divider connected from the circuit's output to ground (Figure 2). Connect the center node of the divider to FB. Choose R4 less than $15 k \Omega$, then calculate R3 as follows:

$$
R 3=\frac{\left(V_{\text {OUT }}-1.228\right)}{1.228} \times R 4
$$

The MAX5090 features internal compensation for optimum closed-loop bandwidth and phase margin. Because of the internal compensation, the output must be sensed immediately after the primary LC.

## Inductor Selection

The MAX5090 is a fixed-frequency converter with fixed internal frequency compensation. The internal fixed compensation assumes a $100 \mu \mathrm{H}$ inductor and $100 \mu \mathrm{~F}$ output capacitor with $50 \mathrm{~m} \Omega$ ESR. It relies on the location of the double LC pole and the ESR zero frequency for proper closed-loop bandwidth and the phase margin at the closed-loop unity-gain frequency. See Table 2 for proper component values. Usually, the choice of an inductor is guided by the voltage difference between VIN and Vout, the required output current and the operating frequency of the circuit. However, use the recommended inductors in Table 2 to ensure stable operation with optimum bandwidth.
Use an inductor with a maximum saturation current rating greater than or equal to the maximum peak current limit (5A). Use inductors with low DC resistance for a higher efficiency converter.

## Selecting a Rectifier

The MAX5090 requires an external Schottky rectifier as a freewheeling diode. Connect this rectifier close to the device using short leads and short PC board traces. The rectifier diode must fully conduct the inductor current when the power FET is off to have a full rectifier function. Choose a rectifier with a continuous current

Table 1. Diode Selection

| $\mathbf{V I N}^{2}$ (V) | DIODE PART <br> NUMBER | MANUFACTURER |
| :---: | :---: | :--- |
| 6.5 to 36 | B340LB | Diodes Inc. |
|  | RB051L-40 | Central Semiconductor |
|  | MBRS340T3 | ON Semiconductor |
| 6.5 to 56 | MBRM560 | Diodes Inc. |
|  | RB095B-60 | Central Semiconductor |
|  | MBRD360T4 | ON Semiconductor |
| 6.5 to 76 | $50 S Q 80$ | IR |
|  | PDS5100H | Diodes Inc. |

rating greater than the highest expected output current. Use a rectifier with a voltage rating greater than the maximum expected input voltage, VIN. Use a low for-ward-voltage Schottky rectifier for proper operation and high efficiency. Avoid higher than necessary reversevoltage Schottky rectifiers that have higher forward-voltage drops. Use a Schottky rectifier with forward-voltage drop ( $V_{F}$ ) less than 0.55 V and 0.45 V at $+25^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$, respectively, and at maximum load current to avoid forward biasing of the internal parasitic body diode (LX to ground). See Figure 3 for forward-voltage drop vs. temperature of the internal body diode of the MAX5090. Internal parasitic body-diode conduction may cause improper operation, excessive junction temperature rise, and thermal shutdown. Use Table 1 to choose the proper rectifier at different input voltages and output current.

## Input Bypass Capacitor

The discontinuous input current waveform of the buck converter causes large ripple currents in the input capacitor. The switching frequency, peak inductor current, and the allowable peak-to-peak voltage ripple reflecting back to the source dictate the capacitance requirement. The MAX5090 high switching frequency allows the use of smaller value input capacitors.
The input ripple is comprised of $\Delta \mathrm{V}_{\mathrm{Q}}$ (caused by the capacitor discharge) and $\Delta \mathrm{V}_{\text {ESR }}$ (caused by the ESR of the capacitor). Use low-ESR aluminum electrolytic capacitors with high-ripple current capability at the input. Assuming that the contribution from the ESR and capacitor discharge is equal to $90 \%$ and $10 \%$, respectively, calculate the input capacitance and the ESR required for a specified ripple using the following equations:

## 2A, 76V, High-Efficiency MAXPower Step-Down DC-DC Converters

$$
\begin{aligned}
& \mathrm{ESR}_{\mathrm{IN}}=\frac{\Delta \mathrm{V}_{\mathrm{ESR}}}{\left(\mathrm{I}_{\mathrm{OUT}}+\frac{\Delta \mathrm{I}_{\mathrm{L}}}{2}\right)} \\
& \mathrm{C}_{\mathrm{IN}}=\frac{\mathrm{I}_{\mathrm{OUT}} \times \mathrm{D}(1-\mathrm{D})}{\Delta \mathrm{V}_{\mathrm{Q}} \times \mathrm{f}_{\mathrm{SW}}}
\end{aligned}
$$

where:

$$
\begin{gathered}
\Delta_{\mathrm{L}}=\frac{\left(\mathrm{V}_{\text {IN }}-V_{\text {OUT }}\right) \times V_{\text {OUT }}}{V_{\text {IN }} \times f_{\text {SW }} \times \mathrm{L}} \\
\mathrm{D}=\frac{V_{\text {OUT }}}{V_{\text {IN }}}
\end{gathered}
$$

IOUT is the maximum output current of the converter and fSW is the oscillator switching frequency $(127 \mathrm{kHz})$. For example, at $\mathrm{VIN}=48 \mathrm{~V}$, VOUT $=3.3 \mathrm{~V}$, the ESR and input capacitance are calculated for the input peak-topeak ripple of 100 mV or less, yielding an ESR and capacitance value of $40 \mathrm{~m} \Omega$ and $100 \mu \mathrm{~F}$, respectively.
Low-ESR ceramic multilayer chip capacitors are recommended for size-optimized application. For ceramic capacitors assume the contribution from ESR and capacitor discharge is equal to $10 \%$ and $90 \%$, respectively.
The input capacitor must handle the RMS ripple current without significant rise in the temperature. The maximum capacitor RMS current occurs at approximately $50 \%$ duty cycle. Ensure that the ripple specification of the input capacitor exceeds the worst-case capacitor RMS ripple current. Use the following equations to calculate the input capacitor RMS current:

$$
I_{C R M S}=\sqrt{I_{P R M S}{ }^{-I_{A V G i n}}{ }^{2}}
$$

where:

$$
\begin{aligned}
& I_{\text {PRMS }}=\sqrt{\left(I_{P K}^{2}+I_{D C}^{2}+I_{P K} \times I_{D C}\right) \times \frac{D}{3}} \\
& I_{\text {AVGin }}=\frac{V_{O U T} \times I_{\text {OUT }}}{V_{I N} \times \eta} \\
& I_{\text {PK }}=I_{\text {OUT }}+\frac{\Delta I_{L}}{2} \\
& I_{D C}=I_{\text {OUT }}-\frac{\Delta I_{L}}{2} \\
& D=\frac{V_{O U T}}{V_{I N}}
\end{aligned}
$$

IPRMS is the input switch RMS current, IAVGin is the input average current, and $\eta$ is the converter efficiency.
The ESR of the aluminum electrolytic capacitor increases significantly at cold temperatures. Use a $1 \mu \mathrm{~F}$ or greater value ceramic capacitor in parallel with the aluminum electrolytic input capacitor, especially for input voltages below 8 V .


Figure 3. Forward-Voltage Drop vs. Temperature of the Internal Body Diode of MAX5090

## Output Filter Capacitor

The output capacitor COUT forms double pole with the inductor and a zero with its ESR. The MAX5090's internal fixed compensation is designed for a $100 \mu \mathrm{~F}$ capacitor, and the ESR must be from $20 \mathrm{~m} \Omega$ to $100 \mathrm{~m} \Omega$. The use of an aluminum or tantalum electrolytic capacitor is recommended. See Table 2 to choose an output capacitor for stable operation.
The output ripple is comprised of $\Delta \mathrm{VOQ}$ (caused by the capacitor discharge), and $\Delta \mathrm{V}$ OESR (caused by the ESR of the capacitor). Use low-ESR tantalum or aluminum electrolytic capacitors at the output. Use the following equations to calculate the contribution of output capacitance and its ESR on the peak-to-peak output ripple voltage:

$$
\begin{aligned}
& \Delta \mathrm{V}_{\mathrm{OESR}}=\Delta \mathrm{l}_{\mathrm{L}} \times \mathrm{ESR} \\
& \Delta \mathrm{~V}_{\mathrm{OQ}} \approx \frac{\Delta \mathrm{l}_{\mathrm{L}}}{8 \times \mathrm{C}_{\mathrm{OUT}} \times \mathrm{f}_{\mathrm{SW}}}
\end{aligned}
$$

The MAX5090 has a programmable soft-start time (tSS). The output rise time is directly proportional to the output capacitor, output voltage, and the load. The output rise time also depends on the inductor value and the current-limit threshold. It is important to keep the output rise time at startup the same as the soft-start time (tSS) to avoid output overshoot. Large output capacitors take longer than the programmed soft-start time (tss) and cause error-amplifier saturation. This results in output overshoot. Use greater than 2 ms soft-start time for a $100 \mu \mathrm{~F}$ output capacitor.

## 2A, 76V, High-Efficiency MAXPower Step-Down DC-DC Converters

In a dynamic load application, the allowable deviation of the output voltage during the fast transient load dictates the output capacitance value and the ESR. The output capacitors supply the step-load current until the controller responds with a greater duty cycle. The response time (treSPONSE) depends on the closedloop bandwidth of the converter. The resistive drop across the capacitor ESR and capacitor discharge cause a voltage droop during a step-load. Use a combination of low-ESR tantalum and ceramic capacitors for better transient load and ripple/noise performance. Use the following equations to calculate the deviation of output voltage due to the ESR and capacitance value of the output capacitor:

$$
\begin{aligned}
& \Delta \mathrm{V}_{\text {OESR }}=I_{\text {STEP }} \times \text { ESR }_{\text {OUT }} \\
& \Delta \mathrm{V}_{\text {OQ }}=\frac{\text { I STEP } \times \mathrm{t}_{\text {RESPONSE }}}{\mathrm{C}_{\text {OUT }}}
\end{aligned}
$$

where ISTEP is the load step and tresponse is the response time of the controller. Controller response time is approximately one-third of the reciprocal of the closed-loop unity-gain bandwidth, 20kHz typically.

## Board Layout Guidelines

1) Minimize ground noise by connecting the anode of the Schottky rectifier, the input bypass capacitor ground lead, and the output filter capacitor ground lead to a large PGND plane.
2) Minimize lead lengths to reduce stray capacitance, trace resistance, and radiated noise. In particular, place the Schottky rectifier diode right next to the device. Also, place the BST and VD bypass capacitors very close to the device.
3) Connect the exposed pad of the IC to the SGND plane. Do not make a direct connection between the exposed pad plane and SGND (pin 7) under the IC. Connect the exposed pad and pin 7 to the SGND plane separately. Connect the ground connection of the feedback resistive divider, ON/OFF threshold resistive divider, and the soft-start capacitor to the SGND plane. Connect the SGND plane and PGND plane at one point near the input bypass capacitor at $\mathrm{V} \operatorname{IN}$.
4) Use large SGND plane as a heatsink for the MAX5090. Use large PGND and LX planes as heatsinks for the rectifier diode and the inductor.

## 2A, 76V, High-Efficiency MAXPower Step-Down DC-DC Converters



Figure 4. Fixed Output Voltage

Table 2. Typical External Components Selection (Circuit of Figure 4)

| VIN (V) | Vout (V) | Iout (A) | EXTERNAL COMPONENTS |
| :---: | :---: | :---: | :---: |
| 6.5 to 76 | 3.3 | 2 | MAX5090AATE <br> $\mathrm{C}_{\mathrm{IN}}=2 \times 68 \mu \mathrm{~F} / 100 \mathrm{~V}$ EEVFK2A680Q, Panasonic CBYPASS $=0.47 \mu \mathrm{~F} / 100 \mathrm{~V}$, GRM21BR72A474KA, Murata Cout $=220 \mu \mathrm{~F} / 6.3 \mathrm{~V}$ 6SVP220MX, Sanyo CBST $=0.22 \mu \mathrm{~F} / 16 \mathrm{~V}$, GRM188R71C224K, Murata $R 1=0 \Omega$ R2 = Open RIN $=10 \Omega, \pm 1 \%$ (0603) D1 = PDS5100H, Diodes Inc. $\mathrm{L} 1=47 \mu \mathrm{H}, \mathrm{DO} 5022 \mathrm{P}-473$ |
| 7.5 to 76 | 5 | 2 | MAX5090BATE <br> $\mathrm{C}_{\mathrm{IN}}=2 \times 68 \mu \mathrm{~F} / 100 \mathrm{~V}$ EEVFK2A680Q, Panasonic CBYPASS $=0.47 \mu F / 100 \mathrm{~V}$, GRM21BR72A474KA, Murata Cout $=100 \mu F / 6.3 V$ 6SVP100M, Sanyo CBST $=0.22 \mu \mathrm{~F} / 16 \mathrm{~V}$, GRM188R71C224K, Murata $R 1=0 \Omega$ R2 = Open RIN $=10 \Omega, \pm 1 \%$ (0603) D1 = PDS5100H, Diodes Inc. L1 $=47 \mu \mathrm{H}, \mathrm{DO} 5022 \mathrm{P}-473$ |

## 2A, 76V, High-Efficiency MAXPower Step-Down DC-DC Converters

Table 2. Typical External Components Selection (Circuit of Figure 4) (continued)

| VIN (V) | VOUT (V) | Iout (A) | EXTERNAL COMPONENTS |
| :---: | :---: | :---: | :---: |
| 6.5 to 40 | 3.3 | 2 | MAX5090AATE <br> CIN $=330 \mu \mathrm{~F} / 50 \mathrm{~V}$ EEVFK1H331Q, Panasonic <br> CBYPASS $=0.47 \mu \mathrm{~F} / 50 \mathrm{~V}$, GRM21BR71H474KA, Murata <br> Cout $=100 \mu \mathrm{~F} / 6.3 \mathrm{~V}$ 6SVP100M, Sanyo <br> $\mathrm{C}_{\text {BSt }}=0.22 \mu \mathrm{~F} / 16 \mathrm{~V}$, GRM188R71C224K, Murata <br> $R 1=0 \Omega$ <br> R2 = Open <br> $\mathrm{R}_{\mathrm{IN}}=10 \Omega, \pm 1 \%$ (0603) <br> D1 = B360, Diodes Inc. <br> L1 $=100 \mu \mathrm{H}, \mathrm{DO} 5022 \mathrm{P}-104$ |
| 7.5 to 40 | 5 | 2 | MAX5090BATE <br> CIN $=330 \mu F / 50 V$ EEVFK1H331Q, Panasonic <br> CBYPASS $=0.47 \mu F / 50 V$, GRM21BR71H474KA, Murata <br> Cout $=100 \mu F / 6.3 \mathrm{~V}$ 6SVP100M, Sanyo <br> CBSt $^{\text {B }}=0.22 \mu \mathrm{~F} / 16 \mathrm{~V}$, GRM188R71C224K, Murata <br> $R 1=0 \Omega$ <br> R2 = Open <br> RIN $=10 \Omega, \pm 1 \%$ (0603) <br> D1 = B360, Diodes Inc. <br> L1 $=100 \mu \mathrm{H}, \mathrm{DO} 5022 \mathrm{P}-104$ |
| 15 to 40 | 11 | 2 | MAX5090CATE (Vout programmed to 11V) CIN $=330 \mu F / 50 V$ EEVFK1H331Q, Panasonic CBYPASS $=0.47 \mu \mathrm{~F} / 50 \mathrm{~V}$, GRM21BR71H474KA, Murata Cout $=100 \mu F / 16 \mathrm{~V}$ 16SVP100M, Sanyo CBST $=0.22 \mu \mathrm{~F} / 16 \mathrm{~V}$, GRM188R71C224K, Murata R1 $=910 \mathrm{k} \Omega$ $R 2=100 \mathrm{k} \Omega$ $R 3=88.2 k \Omega, \pm 1 \%(0603)$ R4 $=10 \mathrm{k} \Omega, \pm 1 \%$ (0603) RIN $=10 \Omega, \pm 1 \%$ (0603) D1 = B360, Diodes Inc. L1 $=100 \mu H$, DO5022P-104 |

Table 3. Component Suppliers

| SUPPLIER | WEBSITE |
| :--- | :--- |
| AVX | www.avxcorp.com |
| Coilcraft | www.coilcraft.com |
| Diodes Incorporated | www.diodes.com |
| Panasonic | www.panasonic.com |
| Sanyo | www.sanyo.com |
| TDK | www.component.tdk.com |
| Vishay | www.vishay.com |

## 2A, 76V, High-Efficiency MAXPower Step-Down DC-DC Converters



Figure 5. Load-Temperature Monitoring with ON/OFF (Requires Accurate VIN)

Chip Information
PROCESS: BCD
TRANSISTOR COUNT: 7893

Ordering Information (continued)

| PART | TEMP RANGE | PIN- <br> PACKAGE* | OUTPUT <br> VOLTAGE <br> (V) |
| :--- | :---: | :--- | :---: |
| MAX5090CATE $+-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 TQFN-EP** | Adj |  |
| MAX5090CATE | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 TQFN-EP** | Adj |

*The package code is T1655-3.
**EP = Exposed pad.
+Denotes lead-free package.

## 2A, 76V, High-Efficiency MAXPower Step-Down DC-DC Converters

Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)


