# Nonvolatile，Dual，8－Bit DACs with 2－Wire Serial Interface 

## General Description

The MAX5109 dual 8－bit digital－to－analog converters （DACs）feature nonvolatile registers．These nonvolatile registers store the DAC operating modes and output states，allowing the DACs to initialize to specified con－ figurations at power－up．
Precision on－chip output buffers swing rail－to－rail，and provide $8 \mu s$ settling time．The $\mathrm{I}^{2} \mathrm{C}^{*}$－compatible， 2 －wire serial interface allows for a maximum clock frequency of 400 kHz ．
The MAX5109 has independent high and low reference inputs allowing maximum output voltage range flexibili－ ty．The reference rails accept voltage inputs that range from ground to the positive supply rail．
This device operates from a single +2.7 V to +5.25 V sup－ ply and consumes $200 \mu \mathrm{~A}$ per DAC．A software－con－ trolled power－down mode decreases supply current to less than $25 \mu \mathrm{~A}$ ．A software－controlled mute mode sets each DAC，or both DACs simultaneously，to their respec－ tive REFL＿voltages．The MAX5109 also includes an asynchronous MUTE input，that drives both DAC outputs simultaneously to their respective REFL＿voltages．
The MAX5109 is available in a 16－pin QSOP and is specified for operation over the extended $\left(-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ ）temperature range．

## Applications

Digital Gain and Offset Adjustments
Programmable Attenuators
Portable Instruments
Power－Amp Bias Control
ATE Calibration
Laser Biasing

Pin Configuration and Typical Operating Circuit appear at end of data sheet．

Features
－Nonvolatile Registers Initialize DACs to Stored States
－＋2．7V to +5.25 V Single－Supply Operation
－Dual 8－Bit DACs with Independent High and Low Reference Inputs
－Rail－to－Rail Output Buffers
－Low 200～A per DAC Supply Current
－Power－Down Mode Reduces Supply Current to $25 \mu \mathrm{~A}$（max）
－ $400 \mathrm{kHz}, \mathrm{I}^{2} \mathrm{C}$－Compatible，2－Wire Serial Interface
－Asynchronous MUTE Input
－Small 16－Pin QSOP Package

Ordering Information

| PART | TEMP RANGE | PIN－PACKAGE |
| :---: | :--- | :--- |
| MAX5109EEE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 QSOP |

Simplified Diagram


[^0]
## Nonvolatile, Dual, 8-Bit DACs with 2-Wire Serial Interface

## ABSOLUTE MAXIMUM RATINGS

| (All voltages referenced to GND, unless otherwise noted.) |
| :---: |
| VDD, A0, A1, A2, A3, SCL, SDA, MUTE................-0.3V to +6.0V |
| OUT0, OUT1, REFH0, REFH1 |
| REFL0, REFL1 ...................................-0.3V to (VDD + 0.3V) |
| Maximum Current into Any Pin |
| Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ ) |
| 16-Pin QSOP (derate $8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ).......... 667 mw |

Operating Temperature Range
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Junction Temperature
$+150^{\circ} \mathrm{C}$
Storage Temperature Range
$-60^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s)
$+300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(V_{D D}=+2.7 \mathrm{~V}\right.$ to $+5.25 \mathrm{~V}, G N D=0, R_{E F H}=V_{D D}, R E F L_{-}=G N D, R_{L O A D}=5 \mathrm{k} \Omega, C_{L}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DD}}=+3.0 \mathrm{~V}^{-}$and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC ACCURACY |  |  |  |  |  |  |
| Resolution |  |  | 8 |  |  | Bits |
| Integral Nonlinearity | INL | Code range OA hex to F0 hex |  |  | $\pm 1$ | LSB |
|  |  | Full code range |  | $\pm 2$ |  |  |
| Differential Nonlinearity (Note 2) | DNL | Code range OA hex to F0 hex |  |  | $\pm 0.5$ | LSB |
|  |  | Full code range |  | $\pm 1$ |  |  |
| Offset Error | ZCE | Code = OA hex |  |  | $\pm 20$ | mV |
| Offset Temperature Coefficient |  | Code = OA hex |  | $\pm 20$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Gain Error |  | Code = FO hex (Note 3) |  |  | $\pm 1$ | LSB |
| Gain-Error Temperature Coefficient |  | Code = FO hex |  | $\pm 0.002$ |  | LSB/ ${ }^{\circ} \mathrm{C}$ |
| Power-Supply Rejection Ratio | PSRR | $\begin{aligned} & \text { Code }=\text { FF hex or OA hex, } \mathrm{V}_{\text {REFH_ }}=2.5 \mathrm{~V} \text {, } \\ & \mathrm{V}_{\text {REFL_ }}=0, \mathrm{f}=\mathrm{DC} \end{aligned}$ |  |  | 1 | LSB/V |
| REFERENCE INPUT (REFH_, REFL_) |  |  |  |  |  |  |
| Input Voltage Range | VREFH_, <br> VREFL_ | $\mathrm{VREFH}_{-} \geq \mathrm{V}_{\text {REFL_ }}$ | 0 |  | VDD | V |
| Input Resistance |  |  | 320 | 460 | 600 | k ת |
| Input-Resistance Temperature Coefficient |  |  |  | $\pm 35$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Input Capacitance |  |  |  | 10 |  | pF |
| DAC OUTPUTS (OUT_) |  |  |  |  |  |  |
| Load Regulation |  | Code = FO hex, RLOAD $\geq 5 \mathrm{k} \Omega$ |  | $\pm 0.5$ | $\pm 1$ | LSB |
| Output Leakage |  | DAC powered down, not muted |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Amplifier Output Resistance |  | $0.5 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq$ (VDD - 0.5 V ) |  | 0.5 |  | $\Omega$ |
| DIGITAL INPUTS (A_, $\overline{\text { MUTE }}$ ) |  |  |  |  |  |  |
| Input High Voltage (Note 4) | $\mathrm{V}_{\mathrm{IH}}$ | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.6 \mathrm{~V}$ | $\begin{aligned} & 0.7 x \\ & V_{D D} \end{aligned}$ |  |  | V |
|  |  | $3.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.25 \mathrm{~V}$ | 2.52 |  |  |  |

## Nonvolatile, Dual, 8-Bit DACs with 2-Wire Serial Interface

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=+2.7 \mathrm{~V}\right.$ to $+5.25 \mathrm{~V}, \mathrm{GND}^{2}=0, \mathrm{REFH}_{-}=\mathrm{V}_{\mathrm{DD}}, R E F L \_=G N D, \mathrm{R}_{\mathrm{LOAD}}=5 \mathrm{k} \Omega, \mathrm{CL}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DD}}=+3.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Low Voltage (Note 4) | VIL | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.6 \mathrm{~V}$ |  | $\begin{aligned} & 0.3 x \\ & V_{D D} \end{aligned}$ | V |
|  |  | $3.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.25 \mathrm{~V}$ |  | 1.1 |  |
|  |  |  | 0.05 x |  |  |


| Input Hysteresis | $V_{H Y S}$ | $0.05 x$ <br> $V_{D D}$ | V |  |
| :--- | :---: | :--- | :---: | :---: |
| Input Leakage Current | $\mathrm{I}_{\mathrm{IN}}$ | $\mathrm{V}_{\mathrm{IN}}=0$ or $\mathrm{V}_{\mathrm{DD}}$ | $\pm 1$ | $\mu \mathrm{~A}$ |
| Input Capacitance | $\mathrm{C}_{\mathrm{IN}}$ |  | 10 | pF |

DIGITAL OUTPUT (SDA)

| Output Low Voltage | VoL | $\mathrm{ISINK}=3 \mathrm{~mA}$ | 0.4 | V |
| :---: | :---: | :---: | :---: | :---: |
|  |  | ISINK $=6 \mathrm{~mA}$ | 0.6 |  |
| Tri-State Leakage | IL |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Tri-State Output Capacitance | Cout |  | 15 | pF |

DYNAMIC PERFORMANCE

| SCL to OUT_ Settling | tcos | (Note 5) | 8 | $\mu \mathrm{s}$ |
| :---: | :---: | :---: | :---: | :---: |
| Crosstalk |  | $\mathrm{V}_{\text {REFH_ }}=2.5 \mathrm{VP}_{\text {-P }}$ at 10 kHz (Note 6) | 55 | dB |
| Multiplying Signal-to-Noise Plus Distortion | SINAD | $\mathrm{V}_{\text {REFH_ }}=2.5 \mathrm{~V}_{\text {P-P }}$ at 1 kHz | 65 | dB |
|  |  | $\mathrm{V}_{\text {REFH_ }}=2.5 \mathrm{~V}_{\text {P-P }}$ at 10 kHz | 52 |  |
| Multiplying Bandwidth |  | $\mathrm{V}_{\text {REFH_ }}=0.5 \mathrm{~V}_{\text {P-P }}$, 3dB bandwidth | 325 | kHz |
| Reference Feedthrough |  | $\mathrm{V}_{\text {REFH_ }}=2.5 \mathrm{~V}_{\text {P-P }}$ at $\mathrm{f}=10 \mathrm{kHz}($ Note 7 ) | 88 | dB |
| Clock Feedthrough |  |  | 2.5 | nVs |
| Output Noise | eN |  | 800 | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Power-Up Time | tSDR | From power-down state | 4 | $\mu \mathrm{s}$ |
| Power-Down Time | tSDN |  | 1.5 | $\mu \mathrm{S}$ |

INTERFACE PORTS (SCL, SDA)

| Input Voltage | VIL |  |  | $\begin{aligned} & 0.3 x \\ & V_{D D} \end{aligned}$ |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | VIH |  |  | $\begin{aligned} & 0.7 x \\ & V_{D D} \end{aligned}$ |  |  |
| Input Hysteresis | VHYS |  |  | $\begin{gathered} 0.05 x \\ V_{D D} \end{gathered}$ |  | V |
| Input Current | IIN |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{ClN}^{\text {I }}$ |  |  | 5 |  | pF |
| POWER SUPPLIES |  |  |  |  |  |  |
| Power-Supply Voltage | VDD |  |  | 2.70 | 5.25 | V |
| Supply Current | IDD | ILOAD $=0$, digital inputs at GND or VDD | Normal operation | 0.4 | 0.7 | mA |
|  |  |  | During nonvolatile write |  | 2 |  |
| Power-Down Current |  |  |  |  | 25 | $\mu \mathrm{A}$ |

## Nonvolatile, Dual, 8-Bit DACs with 2-Wire Serial Interface

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=+2.7 \mathrm{~V}\right.$ to $+5.25 \mathrm{~V}, \mathrm{GND}^{2}=0, \mathrm{REFH}_{-}=\mathrm{V}_{\mathrm{DD}}, R E F L \_=G N D, \mathrm{R}_{\mathrm{LOAD}}=5 \mathrm{k} \Omega, \mathrm{CL}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DD}}=+3.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL TIMING (Figure 3, Note 8) |  |  |  |  |  |  |
| SCL Clock Frequency | fscl |  |  |  | 400 | kHz |
| Setup Time for START Condition | tSu:STA |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| Hold Time for START Condition | thD: STA |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| SCL High Time | tHIGH |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| SCL Low Time | tLow |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| Data Setup Time | tSU:DAT |  | 100 |  |  | ns |
| Data Hold Time | thD:DAT |  | 0 |  | 0.9 | $\mu \mathrm{s}$ |
| SDA, SCL Rise Time | tR |  |  |  | 300 | ns |
| SDA, SCL Fall Time | $\mathrm{t}_{\mathrm{F}}$ |  |  |  | 300 | ns |
| Setup Time for STOP Condition | tSU:STO |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| Bus Free Time Between a STOP and START Condition | tBUF |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| Pulse Width of Spike Suppressed | tsp |  |  |  | 50 | ns |
| Maximum Capacitive Load for Each Bus Line | Св | (Note 9) |  | 400 |  | pF |
| Write NV Register Busy Time |  | (Note 10) |  |  | 15 | ms |
| NONVOLATILE MEMORY RELIABILITY |  |  |  |  |  |  |
| Data Retention |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  | 50 |  | Years |
| Endurance |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 200,000 |  | Stores |
|  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  | 50,000 |  |  |

Note 1: All devices are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. All temperature limits are guaranteed by design.
Note 2: Guaranteed monotonic.
Note 3: Gain error is defined as:

$$
\frac{256 \times\left(\mathrm{V}_{\mathrm{FO}, \mathrm{Meas}}-\mathrm{ZCE}-\mathrm{V}_{\mathrm{FO}, \text { Ideal }}\right)}{\mathrm{V}_{\mathrm{REFH}}}
$$

where $\mathrm{V}_{\mathrm{FO} \text {, Meas }}$ is the DAC voltage with input code FO hex and $\mathrm{V}_{\mathrm{FO} \text {, Ideal }}$ is the ideal DAC voltage with input code FO hex or $\left(V_{\text {REFH }}-V_{\text {REFL }}\right) \times(240 / 256)+V_{\text {REFL }}$.
Note 4: The device draws higher supply current when the digital inputs are driven with voltages between (VDD - 0.5V) and (GND + 0.5 V ). See Supply Current vs. Digital Input Voltage in the Typical Operating Characteristics.

Note 5: Output settling time is measured from the $50 \%$ point of the rising edge of the last SCL of the data byte to 0.5 LSB of OUT_'s final value for a code transition from 10 hex to FO hex.
Note 6: Crosstalk is defined as the coupling from a DAC switching from code 00 hex to code FF hex to any other DAC that is in a steady state at code 00 hex.
Note 7: Reference feedthrough is defined as the coupling from one driven reference with input code $=$ FF hex to any other DAC output with the reference of the DAC at a constant value and input code $=00$ hex.
Note 8: SCL clock period includes rise and fall times $t_{R}$ and $t_{F}$. All digital input signals are specified with $t_{R}=t_{F}=2 n s$ and timed from a voltage level of $\left(\mathrm{V}_{\mathrm{IL}}+\mathrm{V}_{\mathrm{IH}}\right)$ / 2.
Note 9: An appropriate bus pullup resistance must be selected depending on board capacitance. Refer to the document linked to this web address: www.semiconductors.philips.com/acrobat/literature/9398/39340011.pdf.
Note 10:The busy time begins from the initiation of the stop pulse.

# Nonvolatile, Dual, 8-Bit DACs with 2-Wire Serial Interface 

Typical Operating Characteristics
$\left(V_{D D}=+3 V, V_{R E F H_{-}}=+3 V, V_{R E F L}=G N D, R_{L}=5 k \Omega, C_{L}=100 \mathrm{pF}, T_{A}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$


## Nonvolatile, Dual, 8-Bit DACs with 2-Wire Serial Interface

## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{DD}}=+3 \mathrm{~V}, \mathrm{~V}_{\text {REFH_ }}=+3 \mathrm{~V}, \mathrm{~V}_{\text {REFL }}=\mathrm{GND}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$


OFFSET OUTPUT VOLTAGE
vs. OUTPUT SINK CURRENT


SUPPLY CURRENT
vs. DIGITAL INPUT VOLTAGE


FULL-SCALE OUTPUT VOLTAGE vs. OUTPUT SOURCE CURRENT


$\mathrm{A}: \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\text {REFH }}=4.096 \mathrm{~V}, \mathrm{CODE}=\mathrm{FFh}$
$B: V_{D D}=5 \mathrm{~V}, \mathrm{~V}_{\text {REFH }}=4.096 \mathrm{~V}, C O D E=00 \mathrm{~h}$
$C: V_{D D}=3 V, V_{\text {REFH_ }}=2.5 \mathrm{~V}, C O D E=F F h$
$D: V_{D D}=3 V, V_{\text {REFH_ }}=2.5 \mathrm{~V}, \mathrm{CODE}=00 \mathrm{~h}$

# Nonvolatile, Dual, 8-Bit DACs with 2-Wire Serial Interface 

## Typical Operating Characteristics (continued)

$\left(V_{D D}=+3 V, V_{R E F H_{-}}=+3 V, V_{R E F L}=G N D, R_{L}=5 k \Omega, C_{L}=100 \mathrm{pF}, T_{A}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$



100 $\mu \mathrm{s} / \mathrm{div}$

$4 \mu \mathrm{~s} / \mathrm{div}$


400ns/div

REFERENCE FEEDTHROUGH
vs. FREQUENCY


NEGATIVE CARRY TRANSITION


POSITIVE SETTLING TIME


## Nonvolatile, Dual, 8-Bit DACs with 2-Wire Serial Interface



Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | A3 | Address Select 3. Connect to VDD or GND to set the device address. |
| 2 | A2 | Address Select 2. Connect to VDD or GND to set the device address. |
| 3 | A1 | Address Select 1. Connect to VDD or GND to set the device address. |
| 4 | A0 | Address Select 0. Connect to VDD or GND to set the device address. |
| 5 | REFH1 | DAC1 High Reference Input. REFH1 must be equal to or greater than REFL1. |
| 6 | REFL1 | DAC1 Low Reference Input. REFL1 must be equal to or less than REFH1. |
| 7 | OUT1 | DAC1 Output. OUT1 is buffered with a unity-gain amplifier. |
| 8 | GND | Ground |
| 9 | MUTE | Active-Low Mute Input. Connect MUTE low to drive all DAC outputs to their respective reference low voltages. Connect MUTE to $V_{D D}$ for normal operation. |
| 10 | N.C. | No Connection. Not internally connected. |
| 11 | OUTO | DACO Output. OUT0 is buffered with a unity-gain amplifier. |
| 12 | REFLO | DACO Low Reference Input. REFLO must be equal to or less than REFHO. |
| 13 | REFH0 | DAC0 High Reference Input. REFH0 must be equal to or greater than REFLO. |
| 14 | SCL | Serial Clock Input. Connect SCL to VDD through a $2.4 \mathrm{k} \Omega$ pullup resistor. |
| 15 | VDD | Positive Power Input. Connect $V_{D D}$ to $a+2.7$ to +5.25 V power supply. Bypass $\mathrm{V}_{\mathrm{DD}}$ to GND with a $0.1 \mu \mathrm{~F}$ capacitor as close to the device as possible. |
| 16 | SDA | Serial Data Input/Output. Connect SDA to V ${ }_{\text {DD }}$ through a $2.4 \mathrm{k} \Omega$ pullup resistor. |

## Nonvolatile, Dual, 8-Bit DACs with 2-Wire Serial Interface



Figure 1. MAX5109 Functional Diagram

## Detailed Description

The MAX5109 8-bit DACs feature internal, nonvolatile registers that store the DAC states for initialization during power-up. This device consists of resistor-string DACs, rail-to-rail output buffers, a shift register, poweron reset (POR) circuitry, and volatile and nonvolatile memory registers (Figure 1). The shift register decodes the control and address bits, routing the data to the proper registers. Writing data to a selected volatile register immediately updates the DAC outputs.
The volatile registers retain data as long as the device is powered. Removing power clears the volatile registers. The nonvolatile registers retain data even after power is removed. On startup, when power is first applied, data from the nonvolatile registers is transferred to the volatile registers to automatically initialize the device. Read data from the nonvolatile or volatile registers using the 2 -wire serial interface.

## DAC Operation

The MAX5109 uses a DAC matrix decoding architecture that saves power. A resistor string divides the difference between the external reference voltages, $V_{\text {REFH_ }}$ and VREFL_. Row and column decoders select the appropriate tap from the resistor string, providing the equivalent analog voltage. The resistor string presents a code-independent input impedance to the reference and guarantees a monotonic output. Figure 2 shows a simplified diagram of one DAC.


Figure 2. DAC Simplified Circuit Diagram

## Output Buffer Amplifiers

The MAX5109 analog outputs are internally buffered by precision unity-gain amplifiers. The outputs swing from GND to VDD with a VREFL_-to-VREFH_ output transition. The amplifier outputs typically settle to $\pm 0.5 \mathrm{LSB}$ in $8 \mu \mathrm{~s}$ when loaded with $5 \mathrm{k} \Omega$ in parallel with 100 pF .

## Nonvolatile, Dual, 8-Bit DACs with 2-Wire Serial Interface



Figure 3. 2-Wire Serial-Interface Timing Diagram

## DAC Registers

The MAX5109 features two registers per DAC, a volatile and a nonvolatile register, that store the DAC data. The volatile DAC register holds the current value of each DAC. Write data to the volatile registers directly from the 2-wire serial interface or by loading the previously stored data from the respective nonvolatile register. Clear the volatile registers by removing power to the device. The volatile registers are read/write.
The nonvolatile register retains the DAC values even after power is removed. Read stored data using the 2wire serial interface. On power-up, the device is automatically initialized with data stored in the nonvolatile registers. The nonvolatile registers are read/write and programmed to all zeros at the factory.

## Serial Interface

The MAX5109 features an ${ }^{12} \mathrm{C}$-compatible, 2-wire serial interface consisting of a bidirectional serial data line (SDA) and a serial clock line (SCL). SDA and SCL facilitate bidirectional communication between the MAX5109 and the master at rates up to 400kHz (Figure 3). The master (typically a microcontroller) initiates data transfer on the bus and generates SCL. SDA and SCL require pullup resistors ( $2.4 \mathrm{k} \Omega$ or greater; see the Typical Operating Circuit). Optional resistors ( $24 \Omega$ ) in series with SDA and SCL protect the device inputs from high-voltage spikes on the bus lines. Series resistors also minimize crosstalk and undershoot of the bus signals.

## I2C Compatibility

The MAX5109 is compatible with existing ${ }^{2} \mathrm{C}$ systems. SCL and SDA are high-impedance inputs; SDA has an open-drain output. The Typical Operating Circuit shows an ${ }^{2}{ }^{2} \mathrm{C}$ application. The communication protocol supports standard ${ }^{2} \mathrm{C} 8$-bit communications. The general call address is ignored, and CBUS formats are not sup-


Figure 4. START and STOP Conditions
ported. The device's address is compatible with 7-bit ${ }^{12} \mathrm{C}$ addressing protocol only. No 10 -bit address formats are supported.

Bit Transfer One data bit transfers during each SCL rising edge. Nine clock cycles are required to transfer the data into or out of the MAX5109. The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is high are read as control signals (see the START and STOP Conditions section). Both SDA and SCL idle high.

## START and STOP Conditions

The master initiates a transmission with a START condition (S), a high-to-low transition on SDA with SCL high. The master terminates a transmission with a STOP condition (P), a low-to-high transition on SDA while SCL is high (Figure 4). A START condition from the master signals the beginning of a transmission to the MAX5109. The master terminates transmission by issuing a STOP condition. The STOP condition frees the bus. If a REPEATED START condition ( Sr ) is generated instead of a STOP condition, the bus remains active.

# Nonvolatile, Dual, 8-Bit DACs with 2-Wire Serial Interface 

## Early STOP Conditions

The MAX5109 recognizes a STOP condition at any point during transmission except if a STOP condition occurs in the same high pulse as a START condition (Figure 5). This condition is not a legal $I^{2} \mathrm{C}$ format.

## REPEATED START Conditions

A REPEATED START ( Sr ) condition is used when the bus master is writing to several $1^{12} \mathrm{C}$ devices and does not want to relinquish control of the bus. The MAX5109 serial interface supports continuous write operations with an Sr condition separating them. Continuous read operations require Sr conditions because of the change in direction of data flow.


## Acknowledge Bit (ACK) and NotAcknowledge Bit (NACK)

Successful data transfers are acknowledged with an acknowledge bit (ACK) or a not-acknowledge bit (NACK). Both the master and the MAX5109 (slave) generate acknowledge bits. To generate an acknowledge, the receiving device must pull SDA low before the rising edge of the acknowledge-related clock pulse (ninth pulse) and keep it low during the high period of the clock pulse (Figure 6). To generate a not acknowledge, the receiver allows SDA to be pulled high before the rising edge of the acknowledge-related clock pulse and leaves it high during the high period of the clock pulse.
Monitoring the acknowledge bits allows for detection of unsuccessful data transfers. An unsuccessful data transfer happens if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the master should reattempt communication at a later time.

Slave Address
A master initiates communication with a slave device by issuing a START condition followed by a slave address (Figure 7). The slave address consists of 7 address bits and a read/write bit ( $R / \bar{W}$ ). When idle, the device continuously waits for a START condition followed by its slave address. When the device recognizes its slave address, it acquires the data byte and executes the command. The first 3 bits (MSBs) of the slave address have been factory programmed and are always 010. Connect A3-A0 to VDD or GND to program

Figure 5. Early STOP Conditions


Figure 6. Acknowledge and Not-Acknowledge Bits


Figure 7. Slave Address Byte

## Nonvolatile, Dual, 8-Bit DACs with 2-Wire Serial Interface



Figure 8. Example Read Word Data Sequence
the remaining 4 bits of the slave address. The least significant bit (LSB) of the address byte ( $\mathrm{R} / \overline{\mathrm{W}}$ ) determines whether the master is writing to or reading from the MAX5109. ( $R / \bar{W}=0$ selects a write condition. $R / \bar{W}=1$ selects a read condition.) After receiving the address, the MAX5109 (slave) issues an acknowledge by pulling SDA low for one clock cycle.

Write Cycle
The write command requires 27 clock cycles. In write mode ( $\mathrm{R} / \overline{\mathrm{W}}=0$ ), the command byte that follows the address byte controls the MAX5109 (Table 1). For a write function, set bits C7 and C6 to zero. Set bits C5 and C 4 to select the volatile or nonvolatile register (Table 2). Set bits C3-C0 to select the respective DAC register (Table 3). The registers update on the rising edge of the 26th SCL pulse. Prematurely aborting the
write cycle does not update the DAC. See Table 4 for a summary of the write commands.

Read Cycle
A read command requires 36 clock cycles. In read mode, the MAX5109 sends the contents of the volatile and nonvolatile registers to the bus. Reading a register requires a REPEATED START (Sr) condition. To read a register first, write a read command ( $\mathrm{R} / \overline{\mathrm{W}}=0$, Figure 8). Set the most significant 2 bits of the command byte to $10(C 7=1$ and $C 6=0)$. Set bits C5 and C4 to read from either the volatile or nonvolatile register (Table 5). Set bits C3-C0 to select the desired DAC register (Table 6). After the command byte, send a Sr condition followed by the address of the device $(R / \bar{W}=1)$. The MAX5109 then acknowledges and sends the data to the bus.

Table 1. Write Operation

|  |  | ADDRESS BYTE |  |  |  |  |  |  |  |  | COMMAND BYTE |  |  |  |  |  |  |  |  | DATA BYTE |  |  |  |  |  |  |  |  | STOP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | R/W |  | $\begin{aligned} & C \\ & 7 \end{aligned}$ | $\begin{aligned} & C \\ & 6 \end{aligned}$ | $\begin{array}{\|l} C \\ 5 \end{array}$ | $\begin{aligned} & C \\ & 4 \end{aligned}$ | $\begin{aligned} & C \\ & 3 \end{aligned}$ | $\mathrm{c}$ | C | $\begin{aligned} & \mathrm{C} \\ & 0 \end{aligned}$ |  | D | $\begin{aligned} & D \\ & 6 \end{aligned}$ | $\begin{aligned} & D \\ & 5 \end{aligned}$ | $\begin{array}{\|l} D \\ 4 \end{array}$ | $\begin{aligned} & \mathrm{D} \\ & 3 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 1 \end{aligned}$ | D |  |  |
| Master SDA | S | 0 | 1 | 0 | $\begin{array}{\|l\|} \hline \mathrm{A} \\ 3 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{A} \\ & 2 \\ & \hline \end{aligned}$ | $\begin{array}{\|l} \hline \mathrm{A} \\ 1 \\ \hline \end{array}$ | $\begin{array}{\|l} \hline \mathrm{A} \\ \mathrm{O} \\ \hline \end{array}$ | 0 |  | $\begin{aligned} & \hline C \\ & 7 \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline C \\ 6 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{N} \\ \mathrm{~V} \\ \hline \end{array}$ | V | $\begin{array}{\|l\|} \hline R \\ 3 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline R \\ 2 \\ \hline \end{array}$ | $\begin{aligned} & \hline \mathrm{R} \\ & 1 \\ & \hline \end{aligned}$ | $\begin{array}{\|l} \hline R \\ 0 \\ \hline \end{array}$ |  |  |  |  | D7 | D0 |  |  |  |  | P |
| Slave SDA |  |  |  |  |  |  |  |  |  | A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | A C K |  |

## Nonvolatile, Dual, 8-Bit DACs with 2-Wire Serial Interface

Table 2. Volatile and Nonvolatile Write Selection

| NONVOLATILE <br> (NV) | VOLATILE <br> (V) | FUNCTION |
| :---: | :---: | :--- |
| 0 | 0 | Transfer data from NVREG_ to <br> VREG_- |
| 0 | 1 | Write to VREG_- $^{\|c\|}$ |
| 1 | 0 | Write to NVREG_- |
| 1 | 1 | Write to NVREG and VREG_ |

Table 3. DAC Write Selection

| R3 | R2 | R1 | R0 | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | DAC0 |
| 0 | 0 | 0 | 1 | DAC1 |
| 1 | 1 | 1 | 1 | All DACs* |

*This option is only valid for a write to all volatile registers.

## Table 4. Write-Command Summary

| COMMAND | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~T} \\ & \mathrm{~A} \\ & \mathrm{R} \\ & \mathrm{~T} \end{aligned}$ | ADDRESS BYTE | $\begin{aligned} & \text { A } \\ & \mathbf{C} \\ & \text { K } \end{aligned}$ | COMMAND BYTE |  |  |  |  |  |  |  | $\begin{aligned} & \mathbf{A} \\ & \mathbf{C} \\ & \mathbf{K} \end{aligned}$ |  |  |  | LSB |  |  |  |  | $\begin{aligned} & \text { A } \\ & \mathbf{C} \\ & \text { K } \end{aligned}$ | STOP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | R/W |  | $\begin{aligned} & C \\ & 7 \end{aligned}$ | $\begin{aligned} & C \\ & 6 \end{aligned}$ | $\begin{aligned} & C \\ & 5 \end{aligned}$ | C | $\begin{aligned} & \mathrm{C} \\ & 3 \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & 2 \end{aligned}$ | $\begin{gathered} C \\ 1 \end{gathered}$ | $\begin{aligned} & \mathrm{C} \\ & 0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{D} \\ & 7 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 6 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 5 \end{aligned}$ | $\begin{aligned} & D \\ & 4 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 3 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 0 \end{aligned}$ |  |  |
| Write VREG_ | S | 0 |  | 0 | 0 | 0 | 1 | $\begin{array}{\|l\|} \hline R \\ 3 \end{array}$ | $\begin{array}{\|l\|} \hline R \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|c} \hline R \\ 1 \end{array}$ | $\begin{array}{\|l\|} \hline R \\ 0 \end{array}$ |  |  |  |  |  |  |  |  |  |  | P |
| Write All <br> VREG_* | S | 0 |  | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  | D7 |  |  |  |  |  | P |
| Write NVREG_ | S | 0 |  | 0 | 0 | 1 | 0 | $\begin{aligned} & R \\ & 3 \end{aligned}$ | $\begin{aligned} & \mathrm{R} \\ & 2 \end{aligned}$ | $\begin{aligned} & R \\ & 1 \end{aligned}$ | $\begin{aligned} & R \\ & 0 \end{aligned}$ |  |  |  |  | D7 |  |  |  |  |  | P |
| Write VREG_ and NVREG | S | 0 |  | 0 | 0 | 1 | 1 | $\begin{aligned} & R \\ & 3 \end{aligned}$ | $\begin{aligned} & R \\ & 2 \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{R} \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathrm{R} \\ & 0 \end{aligned}$ |  |  |  |  | D7 |  |  |  |  |  | P |
| Transfer NVREG_ to VREG_ | S | 0 |  | 0 | 0 | 0 | 0 | $\begin{aligned} & R \\ & 3 \end{aligned}$ | $\begin{array}{\|l} R \\ 2 \end{array}$ | $\begin{aligned} & R \\ & 1 \end{aligned}$ | $\begin{aligned} & R \\ & 0 \end{aligned}$ |  |  |  |  |  | - |  |  |  |  | P |

*This option is only valid for a write to all volatile registers.

## Mute/Power-Down Mode

The MAX5109 features software-controlled mute and power-down modes for each DAC. The power-down mode places the DAC output in a high-impedance state and reduces quiescent-current consumption ( $25 \mu \mathrm{~A}$ (max) with all DACs powered-down).
Mute drives the selected DAC output to the corresponding REFL_ voltage. The volatile DAC registers retain data and the output returns to its previous state when mute is
disabled. The MAX5109 also features an asynchronous $\overline{M U T E}$ input that mutes all DACs simultaneously.
The volatile and nonvolatile registers remain active while the MAX5109 is in mute and/or power-down modes. Writing to or reading from the volatile or nonvolatile registers does not remove the MAX5109 from mute or power-down mode. Writing or transferring data to the volatile registers while the device is muted or powered down updates the DAC outputs to the new state upon exiting mute or power-down mode.

## Nonvolatile, Dual, 8-Bit DACs with 2-Wire Serial Interface

Table 5. Volatile and Nonvolatile Read Selection

| NONVOLATILE <br> (NV) | VOLATILE <br> (V) | FUNCTION |
| :---: | :---: | :--- |
| 0 | 1 | Read from VREG |
| 1 | 0 | Read from NVREG_ |

Table 6. DAC Read Selection

| R3 | R2 | R1 | R0 | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | DAC0 |
| 0 | 0 | 0 | 1 | DAC1 |

Table 7. Mute/Power-Down Operation

| COMMAND | $\begin{array}{\|l} \mathrm{S} \\ \mathrm{~T} \\ \mathrm{~A} \\ \mathrm{R} \\ \mathrm{~T} \end{array}$ | ADDRESS BYTE | $\begin{aligned} & \text { A } \\ & \mathbf{C} \\ & \mathrm{K} \end{aligned}$ | COMMAND BYTE |  |  |  |  |  |  |  | $\begin{aligned} & \mathrm{A} \\ & \mathrm{C} \\ & \mathrm{~K} \end{aligned}$ | DATA BYTE |  |  |  |  |  |  |  | $\begin{aligned} & \text { A } \\ & \mathbf{C} \\ & \mathrm{K} \end{aligned}$ | STOP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\frac{\mathrm{R} /}{\mathrm{W}}$ |  | $\begin{aligned} & \mathrm{C} \\ & 7 \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & 6 \end{aligned}$ | $\begin{aligned} & C \\ & 5 \end{aligned}$ | $\begin{aligned} & C \\ & 4 \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & 3 \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & 2 \end{aligned}$ | $\begin{gathered} c \\ 1 \end{gathered}$ | $\begin{aligned} & C \\ & 0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{D} \\ & 7 \end{aligned}$ | $\begin{array}{\|l\|} \hline D \\ 6 \end{array}$ | $\begin{gathered} \hline D \\ 5 \end{gathered}$ | $\begin{array}{\|l\|} \hline D \\ 4 \end{array}$ | $\begin{aligned} & \mathrm{D} \\ & 3 \end{aligned}$ | $\begin{array}{\|l} \mathrm{D} \\ 2 \end{array}$ | $\begin{aligned} & \mathrm{D} \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathbf{0} \end{aligned}$ |  |  |
| Write VCTL | S | 0 |  | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |  |  |  | Cont | rol r | egi | ster |  |  |  | P |
| Write NVCTL | S | 0 |  | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |  |  |  | Cont | rol r | egi | ster |  |  |  | P |
| Write VCTL and NVCTL | S | 0 |  | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |  |  |  | Cont | rol | egi | ster |  |  |  | P |
| Transfer NVCTL to VCTL | S | 0 |  | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |  |  |  | Cont | rol r | regi | ster |  |  |  | P |

*See Mute/Power-Down Control Register (Table 8).
Table 8. Mute/Power-Down Control Register

|  | BIT IN REGISTER |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 <br> (MSB) | D6 | D5 | D4 | D3 | D2 | D1 | D0 <br> (LSB) |
| CONTROLLING <br> FUNCTION | $X$ | $X$ | Mute DAC1 | Mute DAC0 | $X$ | $X$ | Power-down <br> DAC1 | Power-down <br> DAC0 |

$X=$ Don't care .

## Mute/Power-Down Register and Operation

Separate nonvolatile and volatile control registers store and update the state of the mute/power-down mode for each DAC. Tables 7 and 8 show how to access and control each register. Register access is gained by setting control bits C3-C0 to 0100. Bits C5 and C4 indicate whether the nonvolatile or volatile control register is accessed. The volatile register maintains data while the device remains powered. The nonvolatile register maintains data even after power is removed. The MAX5109 starts up (power first applied) by transferring the mute/power-down modes from the nonvolatile con-
trol register to the volatile control register. The nonvolatile control register is set to 00 hex at the factory.

Power-On Reset
Power-on reset (POR) circuitry controls the initialization of the MAX5109. A POR loads the volatile registers with the data stored in the nonvolatile registers.
This initialization period takes $500 \mu \mathrm{~s}$ (typ). During this time, the DAC outputs are held in mute mode. At the completion of the initialization period, the DAC outputs update in accordance with the data stored in the nonvolatile registers.

# Nonvolatile, Dual, 8-Bit DACs with 2-Wire Serial Interface 

## DAC Data

The 8-bit DAC data is decoded as offset binary, MSB first, with 1 LSB $=\left(V_{\text {REFH_ }}-V_{\text {REFL__ }}\right) / 256$, and converted into the corresponding analog voltage as shown in Table 9.

## Applications Information

DAC Linearity and Offset Voltage
The output buffer can have a negative input offset voltage that would normally drive the output negative, but with no negative supply, the output remains at GND (Figure 9). Determine linearity using the end-point method, measuring between code 10 (0A hex) and code 240 (FO hex) after calibrating the offset and gain error (Figure 9).

External Voltage Reference
The MAX5109 features two reference inputs for each DAC (REFH_ and REFL_). REFH_ sets the full-scale voltage, while REFL_ sets the zero code output. A $460 \mathrm{k} \Omega$ typical input impedance is independent of the code.

## Power Sequencing

The voltage applied to REFH_ and REFL_ should not exceed $V_{D D}$ at any time. If proper power sequencing is not possible, connect an external Schottky diode between REFH_, REFL_, and VDD to ensure compliance with the absolute maximum ratings. Do not apply signals to the digital inputs before the device is fully powered.

## Power-Supply Bypassing and Ground Management

 Digital or AC transient signals on GND can create noise at the analog output. Return GND to the highest-quality ground available. Bypass VDD, REFH_, and REFL_ to GND with a $0.1 \mu \mathrm{~F}$ capacitor, located as close to the device as possible. Careful PC board ground layout minimizes crosstalk between the DAC outputs and digital inputs.Table 9. Unipolar Code Output Voltage

| $\begin{aligned} & \text { DAC } \\ & \text { CODE } \end{aligned}$ | OUTPUT <br> VOLTAGE (V) |
| :---: | :---: |
| 11111111 | $\frac{255 \times\left(\mathrm{V}_{\text {REFH_ }}-V_{\text {REFL_}}\right)}{256}+V_{\text {REFL }}$ |
| 10000000 | $\frac{128 \times\left(\mathrm{V}_{\mathrm{REFH}_{-}}-\mathrm{V}_{\text {REFL }_{-}}\right.}{256}+\mathrm{V}_{\mathrm{REFL}_{-}}$ |
| 00000001 | $\frac{\left(V_{\text {REFH_ }}-V_{\text {REFL_}}\right)}{256}+V_{\text {REFL }}$ |
| 00000000 | $V_{\text {REFL_ }}$ |



Figure 9. Effect of Negative Offset (Single Supply)

## Nonvolatile, Dual, 8-Bit DACs with 2-Wire Serial Interface



Pin Configuration


TRANSISTOR COUNT: 40,209 PROCESS: BiCMOS

## Nonvolatile, Dual, 8-Bit DACs with 2-Wire Serial Interface

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



[^0]:    ＊Purchase of I2C components from Maxim Integrated Products，Inc．，or one of its sublicensed Associate Companies，conveys a license under the Philips $1^{2} C$ Patent Rights to use these components in an ${ }^{2} C$ system，provided that the system conforms to the $R^{2} C$ Standard Specification defined by Philips．

