19-3348; Rev 1; 9/05



## 4A, 20ns, Dual MOSFET Drivers

#### **General Description**

The MAX5054-MAX5057 dual, high-speed MOSFET drivers source and sink up to 4A peak current. These devices feature a fast 20ns propagation delay and 20ns rise and fall times while driving a 5000pF capacitive load. Propagation delay time is minimized and matched between the inverting and noninverting inputs and between channels. High sourcing/sinking peak currents, low propagation delay, and thermally enhanced packages make the MAX5054-MAX5057 ideal for highfrequency and high-power circuits.


The MAX5054–MAX5057 operate from a 4V to 15V single power supply and consume 40µA (typ) of supply current when not switching. These devices have internal logic circuitry that prevents shoot-through during output state changes to minimize the operating current at high switching frequency. The logic inputs are protected against voltage spikes up to +18V, regardless of the VDD voltage. The MAX5054A is the only version that has CMOS input logic levels while the MAX5054B/MAX5055/ MAX5056/MAX5057 have TTL input logic levels.

The MAX5055–MAX5057 provide the combination of dual inverting, dual noninverting, and inverting/noninverting input drivers. The MAX5054 feature both inverting and noninverting inputs per driver for greater flexibility. They are available in 8-pin TDFN (3mm x 3mm), standard SO, and thermally enhanced SO packages. These devices operate over the automotive temperature range of -40°C to +125°C.

#### **Applications**

Power MOSFET Switching Motor Control Switch-Mode Power Supplies Power-Supply Modules DC-DC Converters

### Typical Operating Circuit



#### Features

- 4V to 15V Single Power Supply
- ♦ 4A Peak Source/Sink Drive Current
- ◆ 20ns (typ) Propagation Delay
- ♦ Matching Delay Between Inverting and **Noninverting Inputs**
- Matching Propagation Delay Between Two Channels
- ♦ V<sub>DD</sub> / 2 CMOS Logic Inputs (MAX5054AATA)
- ♦ TTL Logic Inputs (MAX5054B/MAX5055/MAX5056/MAX5057)
- ♦ 0.1 x V<sub>DD</sub> (CMOS) and 0.3V (TTL) Logic-Input **Hysteresis**
- ♦ Up to +18V Logic Inputs (Regardless of VDD) Voltage)
- **♦** Low Input Capacitance: 2.5pF (typ)
- ♦ 40µA (typ) Quiescent Current
- ◆ -40°C to +125°C Operating Temperature Range
- ♦ 8-Pin TDFN and SO Packages

#### Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	TOP MARK	PKG CODE
MAX5054AATA	-40°C to +125°C	8 TDFN-EP*	AGS	T833-1
MAX5054BATA	-40°C to +125°C	8 TDFN-EP*	AGR	T833-1
MAX5055AASA	-40°C to +125°C	8 SO-EP*	47/	S8E-14
MAX5055BASA	-40°C to +125°C	8 SO	SC.C	S8-4
MAX5056AASA	-40°C to +125°C	8 SO-EP*	_	S8E-14
MAX5056BASA	-40°C to +125°C	8 SO	_	S8-4
MAX5057AASA	-40°C to +125°C	8 SO-EP*	_	S8E-14
MAX5057BASA	-40°C to +125°C	8 SO	_	S8-4

<sup>\*</sup>EP = Exposed pad.

Selector Guide and Pin Configurations appear at end of data sheet.

#### **ABSOLUTE MAXIMUM RATINGS**

(Voltages referenced to GND.)
V <sub>DD</sub> 0.3V to +18V
INA+, INA-, INB+, INB0.3V to +18V
OUTA, OUTB0.3V to (V <sub>DD</sub> + 0.3V)
OUTA, OUTB Short-Circuit Duration10ms
Continuous Source/Sink Current at OUT_ (PD < PDMAX)200mA
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )
8-Pin TDFN-EP (derate 18.2mW/°C above +70°C)1454mW
Junction-to-Case Thermal Resistance (0,JC)8.3°C/W

8-Pin SO-EP (derate 19.2mW/°C above +70°C).  Junction-to-Case Thermal Resistance (θ <sub>JC</sub> ) 8-Pin SO (derate 5.9mW/°C above +70°C).  Junction-to-Case Thermal Resistance (θ <sub>JC</sub> )  Operating Temperature Range  Storage Temperature Range  Junction Temperature  Lead Temperature (soldering, 10s)	6°C/W 471mW 40°C/W 40°C to +125°C 55°C to +150°C +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{DD} = 4V \text{ to } 15V, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V_{DD} = 15V \text{ and } T_A = +25^{\circ}\text{C}.)$  (Note 1)

PARAMETER	SYMBOL	CONDITI	ONS	MIN	TYP	MAX	UNITS	
POWER SUPPLY								
V <sub>DD</sub> Operating Range	$V_{DD}$			4		15	V	
V <sub>DD</sub> Undervoltage Lockout	UVLO	V <sub>DD</sub> rising		3.00	3.50	3.85	V	
V <sub>DD</sub> Undervoltage Lockout Hysteresis					200		mV	
V <sub>DD</sub> Undervoltage Lockout to Output Delay		V <sub>DD</sub> rising			12		μs	
	I <sub>DD</sub>	INA- = INB- = V <sub>DD</sub> , INA+ = INB+ = 0V	$V_{DD} = 4V$		28	55		
V <sub>DD</sub> Supply Current	טטי	(not switching)	$V_{DD} = 15V$		40	75	μΑ	
V <sub>DD</sub> Supply Current	I <sub>DD-SW</sub>	INA- = 0V, INB+ = $V_{DD}$ = 15V, INA+ = INB- both channels switching at 250kHz, $C_L$ = 0		1	2.4	4	mA	
DRIVER OUTPUT (SINK)								
		V <sub>DD</sub> = 15V,	T <sub>A</sub> = +25°C		1.1	1.8		
Driver Output Resistance Pulling	R <sub>ON-N</sub>	I <sub>OUT</sub> _ = -100mA	$T_A = +125^{\circ}C$		1.5	2.4	Ω	
Down		$V_{DD} = 4.5V,$	T <sub>A</sub> = +25°C		2.2	3.3		
		I <sub>OUT</sub> _ = -100mA	$T_A = +125^{\circ}C$		3.0 4.5			
Peak Output Current (Sinking)	I <sub>PK-N</sub>	$V_{DD} = 15V, C_L = 10,000$	)pF		4		Α	
Output-Voltage Low		I <sub>OUT</sub> _ = -100mA	$V_{DD} = 4.5V$			0.45	l <sub>v</sub>	
		_	$V_{DD} = 15V$			0.24		
Latchup Protection	ILUP	Reverse current IOUT_ (I	Note 2)	400			mA	
DRIVER OUTPUT (SOURCE)								
		$V_{DD} = 15V$ ,	$T_A = +25^{\circ}C$		1.5	2.1		
Driver Output Resistance Pulling	BOND	I <sub>OUT</sub> _ = 100mA	$T_A = +125^{\circ}C$		1.9	2.75	Ω	
Up	R <sub>ON-P</sub>	$V_{DD} = 4.5V,$	$T_A = +25^{\circ}C$		2.75	4		
		$I_{OUT} = 100 \text{mA}$ $T_{A} = +125 ^{\circ} \text{C}$			3.75	5.5		
Peak Output Current (Sourcing)	I <sub>PK-P</sub>	$V_{DD} = 15V, C_L = 10,000$	)pF		4		А	

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = 4V \text{ to } 15V, T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V_{DD} = 15V \text{ and } T_A = +25^{\circ}\text{C}.)$  (Note 1)

PARAMETER	PARAMETER SYMBOL CONDITIONS		MIN	TYP	MAX	UNITS		
Output Voltage High		Jaur 100mA	V <sub>DD</sub> = 4.5V	V <sub>DD</sub> - 0.55			V	
Output-Voltage High		I <sub>OUT_</sub> = 100mA	V <sub>DD</sub> = 15V	V <sub>DD</sub> - 0.275			V	
LOGIC INPUT (Note 3)								
Logio 1 Input Voltago	VIH	MAX5054A		0.7 x V <sub>DD</sub>			V	
Logic 1 Input Voltage	VIH	MAX5054B/MAX5055/M (Note 4)	AX5056/MAX5057	2.1			V	
Logic 0 Input Voltage	V <sub>IL</sub>	MAX5054A				0.3 x V <sub>DD</sub>	V	
		MAX5054B/MAX5055/M	AX5056/MAX5057			0.8		
Logic-Input Hysteresis	V <sub>H</sub> YS	MAX5054A			0.1 x V <sub>DD</sub>		V	
		MAX5054B/MAX5055/M	AX5056/MAX5057		0.3			
Logic-Input-Current Leakage		INA+, INB+, INA-, INB-	= 0V or V <sub>DD</sub>	-1	+0.1	+1	μΑ	
Input Capacitance	CIN				2.5		pF	
SWITCHING CHARACTERISTICS	S FOR V <sub>DD</sub> = 1						ı	
		C <sub>L</sub> = 1000pF		4				
OUT_ Rise Time	t <sub>R</sub>	C <sub>L</sub> = 5000pF		18		ns		
		C <sub>L</sub> = 10,000pF		32				
OUT 5 " T		C <sub>L</sub> = 1000pF		4				
OUT_ Fall Time	tF	C <sub>L</sub> = 5000pF			15		ns	
T O. D. L Tim.		C <sub>L</sub> = 10,000pF		10	26	0.4		
Turn-On Delay Time Turn-Off Delay Time	t <sub>D-ON</sub>	$C_L = 10,000pF (Note 2)$ $C_L = 10,000pF (Note 2)$		10	20	34	ns	
SWITCHING CHARACTERISTICS	tD-OFF	, , ,		10	20	- 34	ns	
SWITCHING CHARACTERISTICS	3 1 OII VDD = 4	C <sub>L</sub> = 1000pF			7			
OUT_ Rise Time	t <sub>R</sub>	$C_L = 5000 pF$			37		ns	
OOT_ hise time	'A	$C_L = 3000pr$ $C_L = 10,000pF$		85		113		
	ĺ	$C_L = 1000pF$	1	7				
OUT_ Fall Time	tF	$C_L = 5000pF$		30		ns		
_	·	$C_L = 10,000pF$		75				
Turn-On Delay Time	t <sub>D-ON</sub>	$C_L = 10,000pF (Note 2)$		18	35	70	ns	
Turn-Off Delay Time	t <sub>D-OFF</sub>	C <sub>L</sub> = 10,000pF (Note 2)		18	35	70	ns	

#### **ELECTRICAL CHARACTERISTICS (continued)**


 $(V_{DD} = 4V \text{ to } 15V, T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V_{DD} = 15V \text{ and } T_A = +25^{\circ}\text{C.}$ ) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
MATCHING CHARACTERISTICS						
Mismatch Propagation Delays from Inverting and Noninverting Inputs	Ato.: 055	V <sub>DD</sub> = 15V, C <sub>L</sub> = 10,000pF		2		20
to Output	∆ton-off	V <sub>DD</sub> = 4.5V, C <sub>L</sub> = 10,000pF		4		ns
Mismatch Propagation Delays	A+. =	V <sub>DD</sub> = 15V, C <sub>L</sub> = 10,000pF		1		no
Between Channel A and Channel B	∆t <sub>A-B</sub>	$V_{DD} = 4.5V, C_L = 10,000pF$		2		ns

- Note 1: All devices are 100% tested at  $T_A = +25$ °C. Specifications over -40°C to +125°C are guaranteed by design.
- Note 2: Limits are guaranteed by design, not production tested.
- **Note 3:** The logic-input thresholds are tested at  $V_{DD} = 4V$  and  $V_{DD} = 15V$ .
- Note 4: TTL compatible with reduced noise immunity.


### **Typical Operating Characteristics**

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 



### Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 



TEMPERATURE (°C)


LOGIC-INPUT VOLTAGE (V)

TEMPERATURE (°C)


### Typical Operating Characteristics (continued)


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 

DELAY MISMATCH BETWEEN 2 CHANNELS vs. TEMPERATURE





DELAY MISMATCH BETWEEN 2 CHANNELS






LOGIC-INPUT VOLTAGE vs. OUTPUT VOLTAGE









### Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 


### LOGIC-INPUT VOLTAGE vs. OUTPUT VOLTAGE




### LOGIC-INPUT VOLTAGE vs. OUTPUT VOLTAGE




### LOGIC-INPUT VOLTAGE vs. OUTPUT VOLTAGE




### LOGIC-INPUT VOLTAGE vs. OUTPUT VOLTAGE



#### V<sub>DD</sub> vs. OUTPUT VOLTAGE



#### **V<sub>DD</sub> vs. Output voltage**



**Pin Descriptions** 

### MAX5054

PIN	NAME	FUNCTION
1	INA-	Inverting Logic-Input Terminal for Driver A. Connect to GND when not used.
2	INB-	Inverting Logic-Input Terminal for Driver B. Connect to GND when not used.
3	GND	Ground
4	OUTB	Driver B Output. Sources or sinks current for channel B to turn the external MOSFET on or off.
5	V <sub>DD</sub>	Power Supply. Bypass to GND with one or more 0.1µF ceramic capacitors.
6	OUTA	Driver A Output. Sources or sinks current for channel A to turn the external MOSFET on or off.
7	INB+	Noninverting Logic-Input Terminal for Driver B. Connect to VDD when not used.
8	INA+	Noninverting Logic-Input Terminal for Driver A. Connect to V <sub>DD</sub> when not used.
_	EP	Exposed Pad. Internally connected to GND. Do not use the exposed pad as the only electrical ground connection.

#### MAX5055/MAX5056/MAX5057

	PIN		NAME	FUNCTION
MAX5055	MAX5056	MAX5057	NAIVIE	FUNCTION
1, 8	1, 8	1, 8	N.C.	No Connection. Not internally connected.
2		2	INA-	Inverting Logic-Input Terminal for Driver A. Connect to GND if not used.
3	3	3	GND	Ground
4		_	INB-	Inverting Logic-Input Terminal for Driver B. Connect to GND if not used.
5	5	5	OUTB	Driver B Output. Sources or sinks current for channel B to turn the external MOSFET on or off.
6	6	6	$V_{DD}$	Power Supply. Bypass to GND with one or more 0.1µF ceramic capacitors.
7	7	7	OUTA	Driver A Output. Sources or sinks current for channel A to turn the external MOSFET on or off.
_	4	4	INB+	Noninverting Logic-Input Terminal for Driver B. Connect to VDD if not used.
_	2	_	INA+	Noninverting Logic-Input Terminal for Driver A. Connect to V <sub>DD</sub> if not used.
_	_	_	EP	Exposed Pad. Internally connected to GND. Do not use the exposed pad as the only electrical ground connection.




Figure 1. Timing Diagram




Figure 2. MAX5054 Block Diagram (1 Driver)

### Detailed Description

#### **VDD Undervoltage Lockout (UVLO)**

The MAX5054–MAX5057 have internal undervoltage lockout for VDD. When VDD is below the UVLO threshold, OUT\_ is low, independent of the state of the inputs. The undervoltage lockout is typically 3.5V with 200mV typical hysteresis to avoid chattering. When VDD rises above the UVLO threshold, the outputs go high or low depending upon the logic-input levels. Bypass VDD using low-ESR ceramic capacitors for proper operation (see the *Applications Information* section).




Figure 3. MAX5055/MAX5056/MAX5057 Functional Diagrams (1 Driver)

#### **Logic Inputs**

The MAX5054B–MAX5057 have TTL-compatible logic inputs, while the MAX5054A is a CMOS logic-input driver. The logic-input signals can be independent of the VDD voltage. For example, the device can be powered by a 5V supply while the logic inputs are provided from CMOS logic. Also, the logic inputs are protected against the voltage spikes up to 18V, regardless of the VDD voltage. The TTL and CMOS logic inputs have 300mV and 0.1 x VDD hysteresis, respectively, to avoid possible double pulsing during transition. The low 2.5pF input capacitance reduces loading and increases switching speed.

Table 1. MAX5054 Truth Table

INA+/INB+	INA-/INB-	OUTA/OUTB
Low	Low	Low
Low	High	Low
High	Low	High
High	High	Low

#### Table 2. MAX5055/MAX5056/MAX5057 Truth Table

NONINVERTING							
IN_+	OUT_						
Low	Low						
High	High						
INVE	RTING						
IN	OUT_						
Low High							
High	Low						

The logic inputs are high impedance and must not be left floating. If the inputs are left open, OUT\_ can go to an undefined state as soon as VDD rises above the UVLO threshold. Therefore, the PWM output from the controller must assume proper state when powering up the device.

The MAX5054 has two logic inputs per driver providing greater flexibility in controlling the MOSFET. Use IN\_+ for noninverting logic and IN\_- for inverting logic operation. Connect IN\_+ to VDD and IN\_- to GND if not used. Alternatively, the unused input can be used as an ON/OFF function. Use IN\_+ for active-low shutdown logic and IN\_- for active-high shutdown logic (see Figure 4). See Table 1 for all possible input combinations.

#### **Driver Output**

The MAX5054–MAX5057 have low RDS(ON) p-channel and n-channel devices (totem pole) in the output stage for the fast turn-on and turn-off high gate-charge switching MOSFETs. The peak source or sink current is typically 4A. The OUT\_ voltage is approximately equal to VDD when in high state and is ground when in low state. The driver RDS(ON) is lower at higher VDD, thus higher source-/sink-current capability and faster switching speeds. The propagation delays from the noninverting and inverting logic inputs to outputs are matched to 2ns. The break-before-make logic avoids any cross-conduction between the internal p- and n-channel devices, and eliminates shoot-through currents reducing the quiescent supply current.




Figure 4. Unused Input as an ON/OFF Function (1/2 MAX5054A)

# Applications Information RLC Series Circuit

The driver's RDS(ON) (RON), internal bond and lead inductance (Lp), trace inductance (LS), gate inductance (LG), and gate capacitance (CG) form a series RLC circuit with a second-order characteristic equation. The series RLC circuit has an undamped natural frequency ( $\varpi_0$ ) and a damping ratio ( $\zeta$ ) where:

$$\varpi_0 = \frac{1}{\sqrt{(L_P + L_S + L_G) \times C_G}}$$

$$\xi = \frac{R_{ON}}{2 \times \sqrt{\frac{(L_P + L_S + L_G)}{C_G}}}$$

The damping ratio needs to be greater than 0.5 (ideally 1) to avoid ringing. Add a small resistor (RGATE) in series with the gate when driving a very low gate-charge MOSFET, or when the driver is placed away from the MOSFET. Use the following equation to calculate the series resistor:

$$R_{GATE} \ge \sqrt{\frac{(L_P + L_S + L_G)}{C_G}} - R_{ON}$$

LP can be approximated as 3nH and 2nH for SO and TDFN packages, respectively. Ls is on the order of 20nH/in. Verify LG with the MOSFET vendor.

#### **Supply Bypassing and Grounding**

Pay extra attention to bypassing and grounding the MAX5054-MAX5057. Peak supply and output currents may exceed 8A when both drivers drive large external capacitive loads in phase. Supply voltage drops and ground shifts create forms of negative feedback for inverters and may degrade the delay and transition times. Ground shifts due to insufficient device grounding may also disturb other circuits sharing the same AC ground return path. Any series inductance in the VDD, OUT. and/or GND paths can cause oscillations due to the very high di/dt when switching the MAX5054-MAX5057 with any capacitive load. Place one or more 0.1µF ceramic capacitors in parallel as close to the device as possible to bypass V<sub>DD</sub> to GND. Use a ground plane to minimize ground return resistance and series inductance. Place the external MOSFET as close as possible to the MAX5054-MAX5057 to further minimize board inductance and AC path impedance.

#### **Power Dissipation**

Power dissipation of the MAX5054–MAX5057 consists of three components: caused by the quiescent current, capacitive charge/discharge of internal nodes, and the output current (either capacitive or resistive load). Maintain the sum of these components below the maximum power dissipation limit.

The current required to charge and discharge the internal nodes is frequency dependent (see the Supply Current vs. Supply Voltage graph in the *Typical Operating Characteristics*). The power dissipation (PQ) due to the quiescent switching supply current (I<sub>DD-SW</sub>) per driver can be calculated as:

$$PQ = VDD \times IDD-SW$$

For capacitive loads, use the following equation to estimate the power dissipation per driver:

$$PCLOAD = CLOAD \times (VDD)^2 \times fSW$$

where C<sub>LOAD</sub> is the capacitive load, V<sub>DD</sub> is the supply voltage, and f<sub>SW</sub> is the switching frequency.

Calculate the total power dissipation (P<sub>T</sub>) per driver as follows:

$$PT = PQ + PCLOAD$$

Use the following equation to estimate the MAX5054–MAX5057 total power dissipation per driver when driving a ground-referenced resistive load:

$$P_T = P_Q + P_{RLOAD}$$
  
 $P_{RLOAD} = D \times R_{ON(MAX)} \times I_{LOAD}^2$ 

where D (duty cycle) is the fraction of the period the MAX5054-MAX5057's output pulls high duty cycle, RON(MAX) is the maximum on-resistance of the device with the output high, and I<sub>LOAD</sub> is the output load current of the MAX5054-MAX5057.

#### **Layout Information**

The MAX5054–MAX5057 MOSFET drivers source and sink large currents to create very fast rising and falling edges at the gate of the switching MOSFET. The high di/dt can cause unacceptable ringing if the trace lengths and impedances are not well controlled. Use the following PC board layout guidelines when designing with the MAX5054–MAX5057:

- Place one or more 0.1µF decoupling ceramic capacitors from V<sub>DD</sub> to GND as close to the device as possible. Connect V<sub>DD</sub> and GND to large copper areas. Place one bulk capacitor of 10µF (min) on the PC board with a low resistance path to the V<sub>DD</sub> input and GND of the MAX5054–MAX5057.
- Two AC current loops form between the device and the gate of the driven MOSFET. The MOSFET looks like a large capacitance from gate to source when the gate pulls low. The active current loop is from the MOSFET gate to OUT\_ of the MAX5054–MAX5057, to GND of the MAX5054–MAX5057, and to the source of the MOSFET. When the gate of the MOSFET pulls high, the active current is from the VDD terminal of the decoupling capacitor, to VDD of the MAX5054–MAX5057, to OUT\_ of the MAX5054–MAX5057, to the MOSFET gate, to the MOSFET source, and to the negative terminal of the decoupling capacitor. Both charging current and discharging current loops are important. Minimize the physical distance and the impedance in these AC current paths.
- Keep the device as close to the MOSFET as possible.
- In a multilayer PC board, the inner layers should consist of a GND plane containing the discharging and charging current loops.
- Pay extra attention to the ground loop and use a low-impedance source when using a TTL logicinput device. Fast fall time at OUT\_ may corrupt the input during transition.

#### **Exposed Pad**

Both the SO-EP and TDFN-EP packages have an exposed pad on the bottom of their package. These pads are internally connected to GND. For the best thermal conductivity, solder the exposed pad to the

ground plane to dissipate 1.5W and 1.9W in SO-EP and TDFN-EP packages, respectively. Do not use the ground-connected pads as the only electrical ground connection or ground return. Use GND (pin 3) as the primary electrical ground connection.

### **Additional Application Circuits**




Figure 5. Push-Pull Converter with Synchronous Rectification Drive Using MAX5054





Figure 6. Schematic of a 48V Input, 3.3V at 15A Output Synchronously Rectified, Isolated Power Supply

### **Pin Configurations**



#### **Selector Guide**

PART	PIN- PACKAGE	LOGIC INPUT			
MAX5054AATA	8 TDFN-EP*	V <sub>DD</sub> / 2 CMOS Dual Inverting and Dual Noninverting Inputs			
MAX5054BATA	8 TDFN-EP*	TTL Dual Inverting and Dual Noninverting Inputs			
MAX5055AASA	8 SO-EP*	TTL Dual Inverting Inputs			
MAX5055BASA	8 SO	TTL Dual Inverting Inputs			
MAX5056AASA	8 SO-EP*	TTL Dual Noninverting Inputs			
MAX5056BASA	8 SO	TTL Dual Noninverting Inputs			
MAX5057AASA	8 SO-EP*	TTL Inverting and Noninverting Inputs			
MAX5057BASA	8 SO	TTL Inverting and Noninverting Inputs			


<sup>\*</sup>EP = Exposed pad.

## **Chip Information**

TRANSISTOR COUNT: 258 PROCESS: CMOS


#### Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



### Package Information (continued)


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



MIXIM

#### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



COMM	ON DIME	NSIONS	1							
SYMBOL	MIN	MAX.	1							
Α	0.70	0.80	1							
D	2.90	3.10	1							
E	2.90	3.10								
A1	0.00		1							
L	0.20									
k	_	.25 MIN.	-							
A2	0.	20 REF.	J							
PACKAGE VAI	RIATION	S							7	
PKG. CODE	N	D2	E2	е	JEDEC SPEC	b	[(N/2)-1] x e	DOWNBONDS	T .	
T633-1	6	1.50±0.10	2.30±0.10	0.95 BSC	MO229 / WEEA	0.40±0.05	1.90 REF	NO	7	
T633-2	6	1.50±0.10	2.30±0.10	0.95 BSC	MO229 / WEEA	0.40±0.05	1.90 REF	NO	7	
T833-1	8	1.50±0.10	2.30±0.10	0.65 BSC	MO229 / WEEC	0.30±0.05	1.95 REF	NO	7	
T833-2	8	1.50±0.10	2.30±0.10	0.65 BSC	MO229 / WEEC	0.30±0.05	1.95 REF	NO		
T833-3	8	1.50±0.10	2.30±0.10	0.65 BSC	MO229 / WEEC	0.30±0.05	1.95 REF	YES	7	
T1033-1	10	1.50±0.10	2.30±0.10	0.50 BSC	MO229 / WEED-3	0.25±0.05	2.00 REF	NO	7	
T1433-1	14	1.70±0.10	2.30±0.10	0.40 BSC		0.20±0.05	2.40 REF	YES	7	
T1433-2	14	1.70±0.10	2.30±0.10	0.40 BSC		0.20±0.05	2.40 REF	NO	7	
	•				•				_	
NOTES:  . ALL DIMENS 2. COPLANARIT 3. WARPAGE S 4. PACKAGE L SPECIAL C 5. DRAWING C AND T143. 6. "N" IS THE 7. NUMBER OF	Y SHAL HALL N ENGTH/ HARACTI ONFORM 3-1 & TOTAL	L NOT EXC OT EXCEED PACKAGE W ERISTIC(S). IS TO JEDE T1433-2. NUMBER O	EED 0.08 n 0.10 mm. IDTH ARE C C MO229, I F LEADS.	onsidered	IENSIONS "D2" ANI	) "E2",			/VI/I	
		SHUWN A	KE FUR REI	ERENCE O	NLT.		APPROV	TDFN, EXPOS	TTLINE, 6,8,10 & 14L SED PAD, 3x3x0.80 SOCUMENT CONTROL NO.	mm
AWING NOT TO	SCALE-								21-0137	G REV.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.