19-3481; Rev 0; 10/04



1075ksps, 12-Bit, Parallel-Output ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges

General Description

The MAX1307/MAX1311/MAX1315 12-bit, analog-to-digital converters (ADCs) feature a 1075ksps sampling rate, a 20MHz input bandwidth, and three analog input ranges. The MAX1307 provides a 0 to +5V input range, with ±6V fault-tolerant inputs. The MAX1311 provides a ±5V input range with ±16.5V fault-tolerant inputs. The MAX1315 provides a ±10V input range with ±16.5V fault-tolerant inputs.

The MAX1307/MAX1311/MAX1315 include an on-chip 2.5V reference. These devices also accept an external +2V to +3V reference.

All devices operate from a +4.75 to +5.25V analog supply, and a +2.7V to +5.25V digital supply. The devices consume 36mA total supply current when fully operational. A 0.62µA shutdown mode is available to save power during idle periods.


A 20MHz, 12-bit, parallel data bus provides the conversion results. An internal 15MHz oscillator, or an externally applied clock, drives conversions.

Each device is available in a 48-pin 7mm x 7mm TQFP package and operates over the extended (-40°C to +85°C) temperature range.

Applications

Industrial Process Control and Automation Vibration and Waveform Analysis **Data-Acquisition Systems**

Pin Configuration



MIXIN

Features

- ♦ ±1 LSB INL, ±0.9 LSB DNL (max)
- ♦ 84dBc SFDR, -86dBc THD, 71dB SINAD, $f_{IN} = 500kHz$ at -0.4dBFS
- ♦ Extended Input Ranges 0 to +5V (MAX1307) -5V to +5V (MAX1311) -10V to +10V (MAX1315)
- ♦ Fault-Tolerant Inputs ±6V (MAX1307) ±16.5V (MAX1311/MAX1315)
- ♦ Fast 0.72µs Conversion Time
- ♦ 12-Bit, 20MHz Parallel Interface
- Internal or External Clock
- +2.5V Internal Reference or +2.0V to +3.0V **External Reference**
- ♦ +5V Analog Supply, +3V to +5V Digital Supply 36mA Analog Supply Current 1.3mA Digital Supply Current **Shutdown Mode**
- ♦ 48-Pin TQFP Package (7mm x 7mm Footprint)

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX1307ECM	-40°C to +85°C	48 TQFP
MAX1311ECM	-40°C to +85°C	48 TQFP
MAX1315ECM	-40°C to +85°C	48 TQFP

Selector Guide

PART	INPUT RANGE (V)	CHANNEL COUNT	PKG CODE
MAX1307EC	0 to +5	1	C48-6
MAX1311EC	±5	1	C48-6
MAX1315EC	±10	1	C48-6

ABSOLUTE MAXIMUM RATINGS

AV _{DD} to AGND	0.3V to +6V	REF _{MS} , REF, M
DV _{DD} to DGND	0.3V to +6V	REF+, COM, RE
AGND to DGND	0.3V to +0.3V	Maximum Curre
CH0, I.C. to AGND (MAX1307)	±6V	DV _{DD} , AGND
CH0, I.C. to AGND (MAX1311)	±16.5V	Continuous Pow
CH0, I.C. to AGND (MAX1315)	±16.5V	TQFP (derate
D0-D11 to DGND		Operating Temp
EOC, EOLC, RD, WR, CS to DGND	0.3V to $(DV_{DD} + 0.3V)$	Junction Tempe
CONVST, CLK, SHDN, CHSHDN to DG	$ND0.3V$ to $(DV_{DD} + 0.3V)$	Storage Tempe
INTCLK/EXTCLK to AGND	0.3V to $(AV_{DD} + 0.3V)$	Lead Temperati

REFMS, REF, MSV to AGND0.3V	to $(AV_{DD} + 0.3V)$
REF+, COM, REF- to AGND0.3V	to $(AV_{DD} + 0.3V)$
Maximum Current into Any Pin Except AVDD,	
DV _{DD} , AGND, DGND	±50mA
Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
TQFP (derate 22.7mW/°C above +70°C)	1818.2mW
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(AV_{DD} = +5V, \, DV_{DD} = +3V, \, AGND = DGND = 0, \, V_{REF} = V_{REFMS} = +2.5V \, (external \, reference), \, C_{REF} = C_{REFMS} = 0.1 \mu F, \, C_{REF+} = C_{REF-} = 0.1 \mu F, \, C_{REF+-to-REF-} = 2.2 \mu F \, II \, 0.1 \mu F, \, C_{COM} = 2.2 \mu F \, II \, 0.1 \mu F, \, C_{MSV} = 2.2 \mu F \, II \, 0.1 \mu F \, (unipolar \, devices), \, MSV = AGND \, (bipolar \, devices), \, f_{CLK} = 16.67 MHz \, 50\% \, duty \, cycle, \, INTCLK/EXTCLK = AGND \, (external \, clock), \, SHDN = DGND, \, T_A = T_{MIN} \, to \, T_{MAX}, \, unless \, otherwise \, noted. \, Typical \, values \, are \, at \, T_A = +25°C.) \, (See Figures \, 3 \, and \, 4)$

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
STATIC PERFORMANCE (Note	1)			•			
Resolution	N			12			Bits
Integral Nonlinearity	INL				±0.5	±1.0	LSB
Differential Nonlinearity	DNL	No missing codes			±0.3	±0.9	LSB
Offset Error		Unipolar, 0x000 to 0x00	1		±3	±10	LCD
Offset Error		Bipolar, 0xFFF to 0x000			±3	±15	LSB
Officet Frank Tomorousett in Drift		Unipolar, 0x000 to 0x00	1		7		10 ma ma /0C
Offset-Error Temperature Drift		Bipolar, 0xFFF to 0x000			7		ppm/°C
Gain Error					±2	±16	LSB
Gain-Error Temperature Drift							ppm/°C
DYNAMIC PERFORMANCE AT f	_{IN} = 500kHz,	A _{IN} = -0.4dBFS					
Signal-to-Noise Ratio	SNR			68	71		dB
Signal-to-Noise Plus Distortion	SINAD			68	71		dB
Total Harmonic Distortion	THD				-86	-80	dBc
Spurious-Free Dynamic Range	SFDR				84		dBc
ANALOG INPUTS (AIN)							
		MAX1307		0		+5	
Input Voltage	VAIN	MAX1311		-5		+5	V
		MAX1315		-10		+10	
		MAX1307			7.58		
Input Resistance (Note 2)	RAIN	MAX1311			8.66		kΩ
(Note 2)		MAX1315			14.26		
		MAY1007	V _{CH} = +5V		0.54	0.72	
		MAX1307	$V_{CH} = 0V$	-0.157	-0.12		
Input Current	LAINI	MAX1311	V _{CH} = +5V		0.29	0.39	mA
(Note 2)	IAIN	IVIAA I 3 I I	V _{CH} = -5V	-1.16	-0.87		IIIA
		MANAGE	V _{CH} = +10V		0.56	0.74	
		MAX1315	V _{CH} = -10V	-1.13	-0.85		

ELECTRICAL CHARACTERISTICS (continued)

 $(AV_{DD} = +5V, DV_{DD} = +3V, AGND = DGND = 0, V_{REF} = V_{REFMS} = +2.5V$ (external reference), $C_{REF} = C_{REFMS} = 0.1μF$, $C_{REF+} = C_{REF+} = 0.1μF$, $C_{REF+} = 0.1μF$, $C_{REF+} = 2.2μF$ || 0.1μF, $C_{REF+} = 2.2μF$ || 0.1μF, C

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Capacitance	CAIN			15		рF
TRACK/HOLD	•					
External-Clock Throughput Rate	fTH	(Note 3)		1075		ksps
Internal-Clock Throughput Rate	fтн	(Note 3)		983		ksps
Small-Signal Bandwidth				20		MHz
Full-Power Bandwidth				20		MHz
Aperture Delay	t _{AD}			8		ns
Aperture Jitter	taj			50		psRMS
INTERNAL REFERENCE	•					•
REF Output Voltage	VREF		2.475	2.500	2.525	V
Reference Output-Voltage Temperature Drift				30		ppm/°C
REF _{MS} Output Voltage	VREFMS		2.475	2.500	2.525	V
REF+ Output Voltage	V _{REF+}			3.850		V
COM Output Voltage	V _{COM}			2.600		V
REF- Output Voltage	V _{REF} -			1.350		V
Differential Reference Voltage	V _{REF+} -			2.500		V
EXTERNAL REFERENCE (REF a	nd REF _{MS} a	re externally driven)	'			
REF Input Voltage Range	VREF		2.0	2.5	3.0	V
REF Input Resistance	R _{REF}	(Note 4)		5		kΩ
REF Input Capacitance				15		рF
REF _{MS} Input Voltage Range	VREFMS		2.0	2.5	3.0	V
REF _{MS} Input Resistance	RREFMS	(Note 5)		5		kΩ
REF _{MS} Input Capacitance				15		рF
REF+ Output Voltage	V _{REF+}	V _{REF} = +2.5V		3.850		V
COM Output Voltage	V _{COM}	V _{REF} = +2.5V		2.600		V
REF- Output Voltage	V _{REF-}	V _{REF} = +2.5V		1.350		V
Differential Reference Voltage	V _{REF+} - V _{REF} -	V _{REF} = +2.5V		2.500		V
DIGITAL INPUTS (RD, WR, CS, C	CLK, SHDN, C	CHSHDN, CONVST)	•			•
Input-Voltage High	VIH		0.7 x DV _I	DD .		V
Input-Voltage Low	VIL			0.0	3 x DV _{DD}	V

ELECTRICAL CHARACTERISTICS (continued)

 $(AV_{DD} = +5V, DV_{DD} = +3V, AGND = DGND = 0, V_{REF} = V_{REFMS} = +2.5V$ (external reference), $C_{REF} = C_{REFMS} = 0.1\mu F$, $C_{REF+} = 0.1\mu F$, C

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Capacitance	CIN			15		рF
Input Current	I _{IN}	V _{IN} = 0 or DV _{DD}		0.02	±1	μΑ
CLOCK-SELECT INPUT (INTCLK/	XTCLK)					
Input-Voltage High	VIH		0.7 x AV _E)D		V
Input-Voltage Low	VIL			0.:	3 x AV _{DD}	V
DIGITAL OUTPUTS (D0-D11, EOC	, EOLC)					
Output-Voltage High	VoH	ISOURCE = 0.8mA, Figure 1	DV _{DD} - 0	.6		V
Output-Voltage Low	V _{OL}	I _{SINK} = 1.6mA, Figure 1			0.4	V
D0-D11 Tri-State Leakage Current		\overline{RD} = high or \overline{CS} = high		0.06	1	μΑ
D0-D11 Tri-State Output Capacitance		\overline{RD} = high or \overline{CS} = high		15		pF
POWER SUPPLIES	W.		1			
Analog Supply Voltage	AV _{DD}		4.75		5.25	V
Digital Supply Voltage	DV _{DD}		2.70		5.25	V
		MAX1307		36	39	
Analog Supply Current	lavdd	MAX1311		34	36	mA
		MAX1315		34	36	
		MAX1307		1.3	2.6	
Digital Supply Current (C _{LOAD} = 100pF) (Note 6)	I _{DVDD}	MAX1311		1.3	2.6	mA
(OLOAD = 100pl) (Note 0)		MAX1315		1.3	2.6	
Shutdown Current	I _{AVDD}	SHDN = DV _{DD} , V _{CH} = float		0.6	10	
(Note 7)	I _{DVDD}	SHDN = DV_{DD} , $\overline{RD} = \overline{WR} = high$		0.02	1	μΑ
Power-Supply Rejection Ratio	PSRR	$AV_{DD} = +4.75V \text{ to } +5.25V$		50		dB
TIMING CHARACTERISTICS (Figu	re 1)					
		Internal clock, Figure 6		800	900	ns
Time to Conversion Result	t _{CONV}	External clock, Figure 7		12		CLK cycles
CONVST Pulse-Width Low (Acquisition Time)	tACQ	Figures 6, 7 (Note 8)	0.1		1000.0	μs
CS to RD	tctr	Figures 6, 7		(Note 9)		ns
RD to CS	trtc	Figures 6, 7		(Note 9)		ns
Data Access Time (RD Low to Valid Data)	tACC	Figures 6, 7			30	ns
Bus Relinquish Time (RD High)	treQ	Figures 6, 7	5		30	ns
CLK Rise to EOC Delay	tEOCD	Figure 7		20		ns
CLK Rise to EOLC Fall Delay	tEOLCD	Figure 7		20		ns
CONVST Fall to EOLC Rise Delay	tcveolcd	Figures 6, 7		20		ns

ELECTRICAL CHARACTERISTICS (continued)

 $(AV_{DD} = +5V, DV_{DD} = +3V, AGND = DGND = 0, V_{REF} = V_{REFMS} = +2.5V$ (external reference), $C_{REF} = C_{REFMS} = 0.1\mu F$, $C_{REF+} = 0.1\mu F$, C

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		Internal clock, Figure 6	50			ns
EOC Pulse Width	t _{EOC}	External clock, Figure 7		1		CLK cycles
External CLK Period	tclk	Figure 7	0.05		10.00	μs
External CLK High Period	tCLKH	Logic sensitive to rising edges, Figure 7	20			ns
External CLK Low Period	tCLKL	Logic sensitive to rising edges, Figure 7	20			ns
External Clock Frequency	fCLK	(Note 10)	0.1		20.0	MHz
Internal Clock Frequency	fINT			15		MHz
CONVST High to CLK Edge	tCNTC	Figure 7	20	•		ns

Note 1: For the MAX1307, $V_{IN} = 0$ to +5V. For the MAX1311, $V_{IN} = -5V$ to +5V. For the MAX1315, $V_{IN} = -10V$ to +10V.

Note 2: The analog input resistance is terminated to an internal bias point (Figure 5). Calculate the analog input current using:

$$I_{AIN} = \frac{V_{AIN} - V_{BIAS}}{R_{AIN}}$$

for AIN within the input voltage range.

Note 3: Throughput rate is a function of clock frequency (f_{CLK}). The external clock throughput rate is specified with f_{CLK} = 16.67MHz and the internal clock throughput rate is specified with f_{CLK} = 15MHz. See the *Data Throughput* section for more information.

Note 4: The REF input resistance is terminated to an internal +2.5V bias point (Figure 2). Calculate the REF input current using:

$$I_{REF} = \frac{V_{REF} - 2.5V}{R_{REF}}$$

for V_{REF} within the input voltage range.

Note 5: The REF_{MS} input resistance is terminated to an internal +2.5V bias point (Figure 2). Calculate the REF_{MS} input current using:

$$I_{REFMS} = \frac{V_{REFMS} - 2.5V}{R_{REFMS}}$$

for V_{REFMS} within the input voltage range.

Note 6: The analog input is driven with a -0.4dBFS 500kHz sine wave.

Note 7: Shutdown current is measured with the analog input floating. The large amplitude of the maximum shutdown-current specification is due to automated test equipment limitations.


Note 8: CONVST must remain low for at least the acquisition period. The maximum acquisition time is limited by internal capacitor droop.


Note 9: \overline{CS} to \overline{WR} and \overline{CS} to \overline{RD} are internally AND together. Setup and hold times do not apply.


Note 10: Minimum CLK frequency is limited only by the internal T/H droop rate. Limit the time between the rising edge of CONVST and the falling edge of EOLC to a maximum of 1ms.


Typical Operating Characteristics


 $(AV_{DD} = +5V,\ DV_{DD} = +3V,\ AGND = DGND = 0,\ V_{REF} = V_{REFMS} = +2.5V\ (external\ reference),\ C_{REF} = C_{REFMS} = 0.1\mu\text{F},\ C_{REF+} = C_{REF+} = 0.1\mu\text{F},\ C_{REF+} = 0.1\mu\text{F},\ C_{REF+} = 2.2\mu\text{F}\ II\ 0.1\mu\text{F},\ C_{COM} = 2.2\mu\text{F}\ II\ 0.1\mu\text{F},\ C_{MSV} = 2.2\mu\text{F}\ II\ 0.1\mu\text{F}\ (unipolar\ devices),\ MSV = AGND\ (bipolar\ devices),\ f_{CLK} = 16.67MHz\ 50\%\ duty\ cycle,\ INTCLK/EXTCLK = AGND\ (external\ clock),\ f_{IN} = 500kHz,\ A_{IN} = -0.4dBFS.\ T_{A} = +25^{\circ}\text{C},\ unless\ otherwise\ noted.) (Figures\ 3\ and\ 4)$
















Typical Operating Characteristics (continued)

 $(AV_{DD} = +5V,\ DV_{DD} = +3V,\ AGND = DGND = 0,\ V_{REF} = V_{REFMS} = +2.5V\ (external\ reference),\ C_{REF} = C_{REFMS} = 0.1\mu F,\ C_{REF+} = C_{REF+} = 0.1\mu F,\ C_{REF+} = 0.1\mu F,\ C_{REF+} = 2.2\mu F\ II\ 0.1\mu F,\ C_{COM} = 2.2\mu F\ II\ 0.1\mu F,\ C_{MSV} = 2.2\mu F\ II\ 0.1\mu F,\ (unipolar\ devices),\ MSV = AGND\ (bipolar\ devices),\ f_{CLK} = 16.67MHz\ 50\%\ duty\ cycle,\ INTCLK/EXTCLK = AGND\ (external\ clock),\ f_{IN} = 500kHz,\ A_{IN} = -0.4dBFS.\ T_A = +25^{\circ}C,\ unless\ otherwise\ noted.) (Figures\ 3\ and\ 4)$











FFT PLOT (2048-POINT DATA RECORD)





OUTPUT HISTOGRAM (DC INPUT)





Typical Operating Characteristics (continued)

 $(AV_{DD} = +5V, \, DV_{DD} = +3V, \, AGND = DGND = 0, \, V_{REF} = V_{REFMS} = +2.5V \, (external \, reference), \, C_{REF} = C_{REFMS} = 0.1 \mu F, \, C_{REF+} = C_{REF+} = 0.1 \mu F, \, C_{REF+} = 0.1 \mu F, \, C_{REF+} = 2.2 \mu F \, II \, 0.1 \mu F, \, C_{COM} = 2.2 \mu F \, II \, 0.1 \mu F, \, C_{MSV} = 2.2 \mu F \, II \, 0.1 \mu F \, (unipolar \, devices), \, MSV = AGND \, (bipolar \, devices), \, f_{CLK} = 16.67 MHz \, 50\% \, duty \, cycle, \, INTCLK/EXTCLK = AGND \, (external \, clock), \, f_{IN} = 500 kHz, \, A_{IN} = -0.4 dBFS. \, T_A = +25 ^{\circ}C, \, unless \, otherwise \, noted.) \, (Figures \, 3 \, and \, 4)$













Typical Operating Characteristics (continued)

 $(AV_{DD} = +5V, \, DV_{DD} = +3V, \, AGND = DGND = 0, \, V_{REF} = V_{REFMS} = +2.5V \, (external \, reference), \, C_{REF} = C_{REFMS} = 0.1 \mu F, \, C_{REF+} = C_{REF+} = 0.1 \mu F, \, C_{REF+} = 0.1 \mu F, \, C_{REF+} = 2.2 \mu F \, II \, 0.1 \mu F, \, C_{COM} = 2.2 \mu F \, II \, 0.1 \mu F, \, C_{MSV} = 2.2 \mu F \, II \, 0.1 \mu F \, (unipolar \, devices), \, MSV = AGND \, (bipolar \, devices), \, f_{CLK} = 16.67 MHz \, 50\% \, duty \, cycle, \, INTCLK/EXTCLK = AGND \, (external \, clock), \, f_{IN} = 500 kHz, \, A_{IN} = -0.4 dBFS. \, T_A = +25 ^{\circ}C, \, unless \, otherwise \, noted.) \, (Figures \, 3 \, and \, 4)$












Typical Operating Characteristics (continued)


 $(AV_{DD} = +5V, \, DV_{DD} = +3V, \, AGND = DGND = 0, \, V_{REF} = V_{REFMS} = +2.5V \, (external \, reference), \, C_{REF} = C_{REFMS} = 0.1 \mu F, \, C_{REF+} = C_{REF+} = 0.1 \mu F, \, C_{REF+} = 0.1 \mu F, \, C_{REF+} = 2.2 \mu F \, II \, 0.1 \mu F, \, C_{COM} = 2.2 \mu F \, II \, 0.1 \mu F, \, C_{MSV} = 2.2 \mu F \, II \, 0.1 \mu F \, (unipolar \, devices), \, MSV = AGND \, (bipolar \, devices), \, f_{CLK} = 16.67 MHz \, 50\% \, duty \, cycle, \, INTCLK/EXTCLK = AGND \, (external \, clock), \, f_{IN} = 500 kHz, \, A_{IN} = -0.4 dBFS. \, T_A = +25 ^{\circ}C, \, unless \, otherwise \, noted.) \, (Figures \, 3 \, and \, 4)$







AV_{DD} (V)












Typical Operating Characteristics (continued)


 $(AV_{DD} = +5V, \, DV_{DD} = +3V, \, AGND = DGND = 0, \, V_{REF} = V_{REFMS} = +2.5V \, (external \, reference), \, C_{REF} = C_{REFMS} = 0.1 \mu F, \, C_{REF+} = C_{REF+} = 0.1 \mu F, \, C_{REF+} = 0.1 \mu F, \, C_{REF+} = 2.2 \mu F \, II \, 0.1 \mu F, \, C_{COM} = 2.2 \mu F \, II \, 0.1 \mu F, \, C_{MSV} = 2.2 \mu F \, II \, 0.1 \mu F \, (unipolar \, devices), \, MSV = AGND \, (bipolar \, devices), \, f_{CLK} = 16.67 MHz \, 50\% \, duty \, cycle, \, INTCLK/EXTCLK = AGND \, (external \, clock), \, f_{IN} = 500 kHz, \, A_{IN} = -0.4 dBFS. \, T_A = +25 ^{\circ}C, \, unless \, otherwise \, noted.) \, (Figures \, 3 \, and \, 4)$








ANALOG INPUT CHANNEL CURRENT





Pin Description

PIN	NAME	FUNCTION
1, 15, 17	AV _{DD}	Analog Power Input. AV _{DD} is the power input for the analog section of the converter. Apply +5V to AV _{DD} . Connect all AV _{DD} pins together. See the <i>Layout, Grounding, and Bypassing</i> section for additional information.
2, 3, 14, 16, 23	AGND	Analog Ground. AGND is the power return for AVDD. Connect all AGND pins together.
4	AIN	Analog Input
6	MSV	Midscale Voltage Bypass. For the unipolar MAX1307, connect a 2.2µF and a 0.1µF capacitor from MSV to AGND. For the bipolar MAX1311/MAX1315, connect MSV to AGND.
13	INTCLK/ EXTCLK	Clock-Mode Select Input. Connect INTCLK/EXTCLK to AVDD to select the internal clock. Connect INTCLK/EXTCLK to AGND to use an external clock connected to CLK.
18	REFMS	Midscale Reference Bypass/Input. REF _{MS} connects through a $5k\Omega$ resistor to the internal +2.5V bandgap reference buffer. For the MAX1307 unipolar devices, V _{REFMS} is the input to the unity-gain buffer that drives MSV. MSV sets the midpoint of the input voltage range. For internal reference operation, bypass REF _{MS} with a ≥0.01μF capacitor to AGND. For external reference operation, drive REF _{MS} with an external voltage from +2V to +3V. For the MAX1311/MAX1315 bipolar devices, connect REF _{MS} to REF. For internal reference operation, bypass the REF _{MS} /REF node with a ≥0.01μF capacitor to AGND. For external reference operation, drive the REF _{MS} /REF node with an external voltage from +2V to +3V.
19	REF	ADC Reference Bypass/Input. REF connects through a 5kΩ resistor to the internal +2.5V bandgap reference buffer. For internal reference operation, bypass REF with a ≥0.01μF capacitor. For external reference operation with the MAX1307 unipolar devices, drive REF with an external voltage from +2V to +3V. For external reference operation with the MAX1311/MAX1315 bipolar devices, connect REF _{MS} to REF and drive the REF _{MS} /REF node with an external voltage from +2V to +3V.
20	REF+	Positive Reference Bypass. Bypass REF+ with a $0.1\mu F$ capacitor to AGND. Also bypass REF+ to REF- with a $2.2\mu F$ and a $0.1\mu F$ capacitor. $V_{REF+} = V_{COM} + V_{REF} / 2$.
21	СОМ	Reference Common Bypass. Bypass COM to AGND with a 2.2µF and a 0.1µF capacitor. VCOM = 13 / 25 x AVDD.
22	REF-	Negative Reference Bypass. Bypass REF- with a 0.1µF capacitor to AGND. Also bypass REF- to REF+ with a 2.2µF and a 0.1µF capacitor. VREF+ = VCOM - VREF / 2.
24, 39	DGND	Digital Ground. DGND is the power return for DVDD. Connect all DGND pins together.
25, 38	DV _{DD}	Digital Power Input. DV _{DD} powers the digital section of the converter, including the parallel interface. Apply +2.7V to +5.25V to DV _{DD} . Bypass DV _{DD} to DGND with a 0.1µF capacitor. Connect all DV _{DD} pins together.
26	D0	Digital Output 0 of 12-Bit Parallel Data Bus. High impedance when $\overline{RD} = 1$ or $\overline{CS} = 1$.
27	D1	Digital Output 1 of 12-Bit Parallel Data Bus. High impedance when $\overline{RD} = 1$ or $\overline{CS} = 1$.
28	D2	Digital Output 2 of 12-Bit Parallel Data Bus. High impedance when $\overline{RD} = 1$ or $\overline{CS} = 1$.
29	D3	Digital Output 3 of 12-Bit Parallel Data Bus. High impedance when $\overline{RD} = 1$ or $\overline{CS} = 1$.
30	D4	Digital Output 4 of 12-Bit Parallel Data Bus. High impedance when $\overline{RD} = 1$ or $\overline{CS} = 1$.
31	D5	Digital Output 5 of 12-Bit Parallel Data Bus. High impedance when $\overline{RD} = 1$ or $\overline{CS} = 1$.

Pin Description (continued)

PIN	NAME	FUNCTION
32	D6	Digital Output 6 of 12-Bit Parallel Data Bus. High impedance when $\overline{RD} = 1$ or $\overline{CS} = 1$.
33	D7	Digital Output 7 of 12-Bit Parallel Data Bus. High impedance when $\overline{RD} = 1$ or $\overline{CS} = 1$.
34	D8	Digital Output 8 of 12-Bit Parallel Data Bus. High impedance when $\overline{RD} = 1$ or $\overline{CS} = 1$.
35	D9	Digital Output 9 of 12-Bit Parallel Data Bus. High impedance when $\overline{RD} = 1$ or $\overline{CS} = 1$.
36	D10	Digital Output 10 of 12-Bit Parallel Data Bus. High impedance when $\overline{RD} = 1$ or $\overline{CS} = 1$.
37	D11	Digital Output 11 of 12-Bit Parallel Data Bus. High impedance when $\overline{RD} = 1$ or $\overline{CS} = 1$.
40	EOC	End-of-Conversion Output. EOC goes low to indicate the end of a conversion. It returns high on the next rising CLK edge or the falling CONVST edge.
41	EOLC	End-of-Last-Conversion Output. EOLC goes low to indicate the end of the last conversion. It returns high when CONVST goes low for the next conversion sequence.
42	RD	Read Input. Pulling RD low initiates a read command of the parallel data bus.
43	WR	Write Input. \overline{WR} is not implemented. Connect \overline{WR} to \overline{RD} , \overline{CS} , DGND, or DV _{DD} .
44	<u>CS</u>	Chip-Select Input. Pulling $\overline{\text{CS}}$ low activates the digital interface. Forcing $\overline{\text{CS}}$ high places D0–D11 in high-impedance mode.
45	CONVST	Conversion Start Input. Driving CONVST high initiates the conversion process. The analog inputs are sampled on the rising edge of CONVST.
46	CLK	External Clock Input. For external clock operation, connect INTCLK/EXTCLK to DGND and drive CLK with an external clock signal from 100kHz to 20MHz. For internal clock operation, connect INTCLK/EXTCLK to DVDD and connect CLK to DGND.
47	SHDN	Shutdown Input. Driving SHDN high initiates device shutdown. Connect SHDN to DGND for normal operation.
48	CHSHDN	CHSHDN Is Not Implemented. Connect CHSHDN to DGND.
5, 7–12	I.C.	Internally Connected. Connect I.C. to AGND.




Figure 1. Digital Load Test Circuit

Detailed Description

The MAX1307/MAX1311/MAX1315 contain a 1075ksps 12-bit ADC with track and hold (T/H). Input scaling on the MAX1307/MAX1311/MAX1315 allows a 0 to +5V, ±5V, or ±10V analog input signal, respectively. Additionally, the MAX1307 features ±6V fault-tolerant inputs, while the MAX1311/MAX1315 feature ±16.5V fault-tolerant inputs. The MAX1307/MAX1311/MAX1315 include an on-chip +2.5V reference. These devices also accept an external +2V to +3V reference.

The conversion results are available in 0.72µs with a sampling rate of 1075ksps. Internal or external clock capabilities offer greater flexibility. A high-speed, 20MHz parallel interface outputs the conversion results.




Figure 2. Functional Diagram




Figure 3. Typical Bipolar Operating Circuit




Figure 4. Typical Unipolar Operating Circuit




Figure 5. Equivalent Analog Input T/H Circuit

Analog Input

Track and Hold (T/H)

The input T/H circuit is controlled by the CONVST input. When CONVST is low, the T/H circuit tracks the analog input. When CONVST is high, the T/H circuit holds the analog input. The rising edge of CONVST is the analog input sampling instant. There is an aperture delay (tad) of 8ns and a 50psrms aperture jitter (taj).

To settle the charge on CSAMPLE to 12-bit accuracy, use a minimum acquisition time (tACQ) of 100ns. Therefore, CONVST must be low for at least 100ns. Although longer acquisition times allow the analog input to settle to its final value more accurately, the maximum acquisition time must be limited to 1ms. Accuracy with conversion times longer than 1ms cannot be guaranteed due to capacitor droop in the input circuitry.

Due to the analog input resistive divider formed by R1 and R2 in Figure 5, any significant analog input source resistance (RSOURCE) results in gain error. Furthermore, RSOURCE causes distortion due to nonlinear analog input currents. Limit RSOURCE to a maximum of 100Ω .

Selecting an Input Buffer

To improve the input signal bandwidth under AC conditions, drive the input with a wideband buffer (>50MHz) that can drive the ADC's input capacitance (15pF) and settle quickly. For example, the MAX4431 or the MAX4265 can be used for 0 to +5V unipolar devices, or the MAX4350 can be used for ±5V bipolar inputs.

Most applications require an input buffer to achieve 12-bit accuracy. Although slew rate and bandwidth are important, the most critical input buffer specification is settling time. At the beginning of the acquisition, the ADC internal sampling capacitor array connects to the analog inputs, causing some disturbance. Ensure the amplifier is capable of settling to at least 12-bit accuracy during the acquisition time (tACQ). Use a low-noise, low-distortion, wideband amplifier that settles quickly and is stable with the ADC's 15pF input capacitance.

Refer to the Maxim website at www.maxim-ic.com for application notes on how to choose the optimum buffer amplifier for your ADC application.

Input Bandwidth

The input-tracking circuitry has a 20MHz small-signal bandwidth, making it possible to digitize high-speed transient events and measure periodic signals with bandwidths exceeding the ADC's sampling rate by using undersampling techniques. To avoid high-frequency signals being aliased into the frequency band of interest, anti-alias filtering is recommended.

Input Range and Protection

The MAX1307 provides a 0 to \pm 5V input voltage range with fault protection of \pm 6V. The MAX1311 provides a \pm 5V input voltage range with fault protection of \pm 16.5V. The MAX1315 provides a \pm 10V input voltage range with fault protection of \pm 16.5V. Figure 5 shows the equivalent analog input circuit.

Data Throughput

The data throughput (f_{TH}) of the MAX1307/MAX1311/ MAX1315 is a function of the clock speed (f_{CLK}). In internal clock mode, f_{CLK} = 15MHz (typ). In external clock mode, these devices accept an f_{CLK} between 100kHz and 20MHz. Figures 6 and 7 calculate f_{TH} as follows:

$$f_{TH} = \frac{1}{t_{ACQ} + t_{QUIET} + \frac{13}{f_{CLK}}}$$

where t_{QUIET} is the period of bus inactivity before the rising edge of CONVST (≥50ns). See the *Starting a Conversion* section for more information.

Clock Modes

The MAX1307/MAX1311/MAX1315 perform conversions using either an internal clock or external clock. There are 13 clock periods per conversion.

Internal Clock

Internal clock mode frees the microprocessor from the burden of running the ADC conversion clock. For internal clock operation, connect INTCLK/EXTCLK to AVDD and connect CLK to DGND. Note that INTCLK/EXTCLK is referenced to AVDD, not DVDD.

External Clock

For external clock operation, connect INTCLK/EXTCLK to AGND and connect an external clock source to CLK. Note that INTCLK/EXTCLK is referenced to AVDD, not DVDD. The external clock frequency can be up to 20MHz. Linearity is not guaranteed with clock frequencies below 100kHz due to droop in the T/H circuits.

Applications Information

Digital Interface

Conversion results are available through the 12-bit digital interface (D0–D11). The interface includes the following control signals: chip select (\overline{CS}) , read (\overline{RD}) , end of conversion (\overline{EOC}) , end of last conversion (\overline{EOC}) , conversion start (CONVST), shutdown (SHDN), internal clock select (INTCLK/ \overline{EXTCLK}), and external clock input (CLK). Figures 6 and 7 and the *Timing Characteristics* show the operation of the interface. D0–D11 go high impedance when $\overline{RD} = 1$ or $\overline{CS} = 1$.

Starting a Conversion

To start a conversion using internal clock mode, pull CONVST low for the acquisition time (tACQ). The T/H acquires the signal while CONVST is low, and conversion begins on the rising edge of CONVST. The end-of-conversion (EOC) signal and end-of-last-conversion signal (EOLC) pulse low whenever a conversion result is available for reading (Figure 6).

To start a conversion using external clock mode, pull CONVST low for the acquisition time (tACQ). The T/H acquires the signal while CONVST is low. The rising edge of CONVST is the sampling instant. Apply an external clock to CLK to start the conversion. To avoid T/H droop degrading the sampled analog input signals, the first CLK pulse must occur within 10µs from the rising edge of CONVST. Additionally, the external clock frequency must be greater than 100kHz to avoid T/H droop degrading accuracy. The conversion result is available for read when \overline{EOC} or \overline{ELOC} goes low on the rising edge of the 13th clock cycle (Figure 7).

In both internal and external clock modes, hold CONVST high until the conversion result is read. If CONVST goes low in the middle of a conversion, the current conversion is aborted and a new conversion is initiated. Furthermore, there must be a period of bus inactivity (tQUIET) for 50ns or longer before the falling edge of CONVST for the specified ADC performance.

Reading a Conversion Result

Figures 6 and 7 show the interface signals to initiate a read operation. \overline{CS} can be low at all times, low during the \overline{RD} cycles, or the same as \overline{RD} .

After initiating a conversion by bringing CONVST high, wait for EOC or EOLC to go low. In internal clock mode, EOC or EOLC goes low within 900ns. In external clock mode, EOC or EOLC goes low on the rising edge of the 13th CLK cycle. To read the conversion result, drive CS and RD low to latch data to the parallel digital output bus. Bring RD high to release the digital bus.




Figure 6. Reading a Conversion—Internal Clock

Power-Up Reset

After applying power, allow a 1ms wake-up time to elapse and then initiate a conversion and discard the results. After the conversion is complete, accurate conversions can be obtained.

Shutdown Modes

During shutdown the internal reference and analog circuits in the device shutdown and the analog supply current drops to $0.6\mu A$ (typ). Set SHDN high to enter shutdown mode.

EOC and EOLC are high when the MAX1307/MAX1311/MAX1315 are shut down.

The state of the digital outputs \overline{DO} —D11 is independent of the state of SHDN. If \overline{CS} and \overline{RD} are low, the digital outputs D0–D11 are active regardless of SHDN. The digital outputs only go high impedance when \overline{CS} or \overline{RD} is high. When the digital outputs are powered down, the digital supply current drops to 20nA.

Exiting shutdown (falling edge of SHDN) starts a conversion in the same way as the rising edge of CONVST. After coming out of shutdown, initiate a conversion and discard the results. Allow a 1ms wake-up time to expire before initiating the first accurate conversion.




Figure 7. Reading a Conversion—External Clock

Reference

Internal Reference

The internal reference circuits provide for analog input voltages of 0 to +5V for the unipolar MAX1307, ±5V for the bipolar MAX1311, or ±10V for the bipolar MAX1315. Install external capacitors for reference stability, as indicated in Table 1 and shown in Figures 3 and 4.

As illustrated in Figure 2, the internal reference voltage is 2.5V (V_{REF}). This 2.5V is internally buffered to create the voltages at REF+ and REF-. Table 2 shows the voltages at COM, REF+, and REF-.

External Reference

External reference operation is achieved by overriding the internal reference voltage. Override the internal reference voltage by driving REF with a +2.0V to +3.0V external reference. As shown in Figure 2, the REF input impedance is $5k\Omega$. For more information about using external references, see the *Transfer Functions* section.

Midscale Voltage (MSV)

The voltage at MSV (V_{MSV}) sets the midpoint of the ADC transfer functions. For the 0 to +5V input range (unipolar devices), the midpoint of the transfer function is +2.5V. For the ±5V and ±10V input range devices, the midpoint of the transfer function is zero.

As shown in Figure 2, there is a unity-gain buffer between REFMS and MSV in the unipolar MAX1307. This midscale buffer sets the midpoint of the unipolar transfer functions to either the internal +2.5V reference or an externally applied voltage at REFMS. VMSV follows VREFMS within ±3mV.

The midscale buffer is not active for the bipolar devices. For these devices, MSV must be connected to AGND or externally driven. REF_{MS} must be bypassed with a 0.01µF capacitor to AGND.

See the *Transfer Functions* section for more information about MSV.

Table 1. Reference Bypass Capacitors

LOCATION	INPUT VOLT	AGE RANGE
LOCATION	UNIPOLAR (μF)	BIPOLAR (μF)
MSV Bypass Capacitor to AGND	2.2 0.1	N/A
REF _{MS} Bypass Capacitor to AGND	0.01	0.01
REF Bypass Capacitor to AGND	0.01	0.01
REF+ Bypass Capacitor to AGND	0.1	0.1
REF+ to REF- Capacitor	2.2 0.1	2.2 0.1
REF- Bypass Capacitor to AGND	0.1	0.1
COM Bypass Capacitor to AGND	2.2 0.1	2.2 0.1

N/A = Not applicable. Connect MSV directly to AGND.

Table 2. Reference Voltages

PARAMETER	EQUATION	CALCULATED VALUE (V) $\begin{pmatrix} V_{REF} = 2.000V, \\ AV_{DD} = 5.0V \end{pmatrix}$	CALCULATED VALUE (V) $\begin{pmatrix} V_{REF} = 2.500V, \\ AV_{DD} = 5.0V \end{pmatrix}$	CALCULATED VALUE (V) $\begin{pmatrix} V_{REF} = 3.000V, \\ AV_{DD} = 5.0V \end{pmatrix}$
VCOM	$V_{COM} = 13 / 25 \times AV_{DD}$	2.600	2.600	2.600
V _{REF+}	$V_{REF+} = V_{COM} + V_{REF} / 2$	3.600	3.850	4.100
V _{REF} -	V _{REF-} = V _{COM} - V _{REF} / 2	1.600	1.350	1.100
V _{REF+} - V _{REF-}	V _{REF} = V _{REF-} - V _{REF+}	2.000	2.500	3.000

Transfer Functions

Unipolar 0 to +5V Devices

Table 3 and Figure 8 show the offset binary transfer function for the MAX1307 with a 0 to +5V input range. The full-scale input range (FSR) is two times the voltage at REF. The internal +2.5V reference gives a +5V FSR, while an external +2V to +3V reference allows an FSR of +4V to +6V, respectively. Calculate the LSB size using:

$$1 LSB = \frac{2 \times V_{REF}}{2^{12}}$$

which equals 1.22mV when using a 2.5V reference.

The input range is centered about V_{MSV}, internally set to +2.5V. For a custom midscale voltage, drive REF_{MS} with an external voltage source and MSV will follow REF_{MS}. Noise present on MSV or REF_{MS} directly couples into the ADC result. Use a precision, low-drift voltage reference with adequate bypassing to prevent MSV from degrading ADC performance. For maximum FSR, do not violate the absolute maximum voltage ratings of the analog inputs when choosing MSV.

Determine the input voltage as a function of V_{REF} , V_{MSV} , and the output code in decimal using:

$$V_{CH} = LSB \times CODE_{10} + V_{MSV} - 2.500V$$

Table 3. 0 to 5V Unipolar Code Table

BINARY DIGITAL OUTPUT CODE	DECIMAL EQUIVALENT DIGITAL OUTPUT CODE (CODE ₁₀)	INPUT VOLTAGE (V) (VREF = +2.5V VREFMS = +2.5V
1111 1111 1111 = 0xFFF	4095	+4.9994 ± 0.5 LSB
1111 1111 1110 = 0xFFE	4094	+4.9982 ± 0.5 LSB
1000 0000 0001 = 0x801	2049	+2.5018 ± 0.5 LSB
1000 0000 0000 = 0x800	2048	+2.5006 ± 0.5 LSB
0111 1111 1111 = 0x7FF	2047	+2.4994 ± 0.5 LSB
0000 0000 0001 = 0x001	1	+0.0018 ± 0.5 LSB
0000 0000 0000 = 0x000	0	+0.0006 ± 0.5 LSB




Figure 8. 0 to +5V Unipolar Transfer Function

Bipolar ±5V Devices

Table 4 and Figure 9 show the two's complement transfer function for the ±5V input range MAX1311. The FSR is four times the voltage at REF. The internal +2.5V reference gives a +10V FSR, while an external +2V to +3V reference allows an FSR of +8V to +12V respectively. Calculate the LSB size using:

$$1 LSB = \frac{4 \times V_{REF}}{2^{12}}$$

which equals 2.44mV when using a 2.5V reference.

The input range is centered about V_{MSV}. Normally, MSV = AGND, and the input is symmetrical about zero. For a custom midscale voltage, drive MSV with an external voltage source. Noise present on MSV directly couples into the ADC result. Use a precision, low-drift voltage reference with adequate bypassing to prevent MSV from degrading ADC performance. For maximum FSR, do not violate the absolute maximum voltage ratings of the analog inputs when choosing MSV.

Determine the input voltage as a function of VREF, VMSV, and the output code in decimal using:

Table 4. ±5V Bipolar Code Table

TWO'S COMPLEMENT DIGITAL OUTPUT CODE	DECIMAL EQUIVALENT DIGITAL OUTPUT CODE (CODE ₁₀)	INPUT VOLTAGE (V) (VREF = +2.5V VMSV = 0
0111 1111 1111 = 0x7FF	+2047	+4.9988 ± 0.5 LSB
0111 1111 1110 = 0x7FE	+2046	+4.9963 ± 0.5 LSB
0000 0000 0001 = 0x001	+1	+0.0037 ± 0.5 LSB
0000 0000 0000 = 0x000	0	+0.0012 ± 0.5 LSB
1111 1111 1111 = 0xFFF	-1	-0.0012 ± 0.5 LSB
1000 0000 0001 = 0x801	-2047	-4.9963 ± 0.5 LSB
1000 0000 0000 = 0x800	-2048	-4.9988 ± 0.5 LSB




Figure 9. ±5V Bipolar Transfer Function

Bipolar ±10V Devices

Table 5 and Figure 10 show the two's complement transfer function for the ±10V input range MAX1315. The FSR is eight times the voltage at REF. The internal +2.5V reference gives a +20V FSR, while an external +2V to +3V reference allows an FSR of +16V to +24V, respectively. Calculate the LSB size using:

$$1 LSB = \frac{8 \times V_{REF}}{2^{12}}$$

which equals 4.88mV with a +2.5V internal reference.

Table 5. ±10V Bipolar Code Table

TWO'S COMPLEMENT DIGITAL OUTPUT CODE	DECIMAL EQUIVALENT DIGITAL OUTPUT CODE (CODE ₁₀)	INPUT VOLTAGE (V) (VREF = +2.5V VMSV = 0
0111 1111 1111 = 0x7FF	+2047	+9.9976 ± 0.5 LSB
0111 1111 1110 = 0x7FE	+2046	+9.9927 ± 0.5 LSB
0000 0000 0001 = 0x001	+1	+0.0073 ± 0.5 LSB
0000 0000 0000 = 0x000	0	0.0024 ± 0.5 LSB
1111 1111 1111 = 0xFFF	-1	-0.0024 ± 0.5 LSB
1000 0000 0001 = 0x801	-2047	-9.9927 ± 0.5 LSB
1000 0000 0000 = 0x800	-2048	-9.9976 ± 0.5 LSB

The input range is centered about V_{MSV} . Normally, MSV = AGND, and the input is symmetrical about zero. For a custom midscale voltage, drive MSV with an external voltage source. Noise present on MSV directly couples into the ADC result. Use a precision, low-drift voltage reference with adequate bypassing to prevent MSV from degrading ADC performance. For maximum FSR, do not violate the absolute maximum voltage ratings of the analog inputs when choosing MSV.

Determine the input voltage as a function of V_{REF} , V_{MSV} , and the output code in decimal using:




Figure 10. ±10V Bipolar Transfer Function

Layout, Grounding, and Bypassing

For best performance use PC boards. Board layout must ensure that digital and analog signal lines are separated from each other. Do not run analog and digital lines parallel to one another (especially clock lines), and do not run digital lines underneath the ADC package.

Figure 11 shows the recommended system ground connections. Establish an analog ground point at AGND and a digital ground point at DGND. Connect all analog grounds to the analog ground point. Connect all digital grounds to the digital ground point. For lowest-noise operation, make the power-supply ground returns as low impedance and as short as possible. Connect the analog ground point to the digital ground point at one location.

High-frequency noise in the power supplies degrades the ADC's performance. Bypass the analog power plane to the analog ground plane with a 2.2µF capacitor within one inch of the device. Bypass each AVDD to AGND pair of pins with a 0.1µF capacitor as close to the device as possible. AVDD to AGND pairs are pin 1 to pin 2, pin 14 to pin 15, and pin 16 to pin 17. Likewise, bypass the digital power plane to the digital ground plane with a 2.2µF capacitor within one inch of the device. Bypass each DVDD to DGND pair of pins with a 0.1µF capacitor as close to the device as possible. DVDD to DGND pairs are pin 24 to pin 25, and pin 38 to pin 39. If a supply is very noisy use a ferrite bead as a lowpass filter as shown in Figure 11.

Definitions

Integral Nonlinearity (INL)

INL is the deviation of the values on an actual transfer function from a straight line. For these devices, this straight line is drawn between the end points of the transfer function, once offset and gain errors have been nullified.

Differential Nonlinearity (DNL)

DNL is the difference between an actual step width and the ideal value of 1 LSB. For these devices, the DNL of each digital output code is measured and the worst-case value is reported in the *Electrical Characteristics* table. A DNL error specification of less than ± 1 LSB guarantees no missing codes and a monotonic transfer function.




Figure 11. Power-Supply Grounding and Bypassing

Offset Error

Offset error is a figure of merit that indicates how well the actual transfer function matches the ideal transfer function at a single point. Typically, the point at which offset error is specified is either at or near the zero-scale point of the transfer function or at or near the midscale point of the transfer function.

For the unipolar devices (MAX1307), the ideal zero-scale transition from 0x000 to 0x001 occurs at 1 LSB above AGND (Figure 8, Table 3). Unipolar offset error is the amount of deviation between the measured zero-scale transition point and the ideal zero-scale transition point.

For the bipolar devices (MAX1311/MAX1315), the ideal midscale transition from 0xFFF to 0x000 occurs at MSV (Figures 9 and 10, Tables 4 and 5). The bipolar offset error is the amount of deviation between the measured midscale transition point and the ideal midscale transition point.

Gain Error

Gain error is a figure of merit that indicates how well the slope of the actual transfer function matches the slope of the ideal transfer function. For the MAX1307/MAX1311/MAX1315, the gain error is the difference of the measured full-scale and zero-scale transition points minus the difference of the ideal full-scale and zero-scale transition points.

For the unipolar devices (MAX1307), the full-scale transition point is from 0xFFE to 0xFFF and the zero-scale transition point is from 0x000 to 0x001.

For the bipolar devices (MAX1311/MAX1315), the full-scale transition point is from 0x7FE to 0x7FF and the zero-scale transition point is from 0x800 to 0x801.

Signal-to-Noise Ratio (SNR)

For a waveform perfectly reconstructed from digital samples, the theoretical maximum SNR is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization error only and results directly from the ADC's resolution (N bits):

$$SNR_{dB[max]} = 6.02_{dB} \times N + 1.76_{dB}$$

In reality, there are other noise sources such as thermal noise, reference noise, and clock jitter.

For these devices, SNR is computed by taking the ratio of the RMS signal to the RMS noise. RMS noise includes all spectral components to the Nyquist frequency excluding the fundamental, the first five harmonics, and the DC offset.

Signal-to-Noise Plus Distortion (SINAD)

SINAD is computed by taking the ratio of the RMS signal to the RMS noise plus distortion. RMS noise plus distortion includes all spectral components to the Nyquist frequency excluding the fundamental and the DC offset.

$$SINAD(dB) = 20 \times log \left(\frac{Signal_{RMS}}{\sqrt{Noise_{RMS}^2 + Distortion_{RMS}^2}} \right)$$

Effective Number of Bits (ENOB)

ENOB specifies the dynamic performance of an ADC at a specific input frequency and sampling rate. An ideal ADC's error consists of quantization noise only. ENOB for a full-scale sinusoidal input waveform is computed as:

$$ENOB = \frac{SINAD - 1.76}{6.02}$$

Total Harmonic Distortion (THD)

THD is the ratio of the RMS sum of the first five harmonics to the fundamental itself. This is expressed as:

THD = 20 x log
$$\left(\frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2}}{V_1} \right)$$

where V_1 is the fundamental amplitude, and V_2 through V_6 are the amplitudes of the 2nd- through 6th-order harmonics.

MIXIM

Spurious-Free Dynamic Range (SFDR)

SFDR is the ratio of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next-largest spurious component, excluding DC offset. SFDR is specified in decibels relative to the carrier (dBc).

Aperture Delay

Aperture delay (t_{AD}) is the time delay from the CONVST rising edge to the instant when an actual sample is taken.

Aperture Jitter

Aperture jitter (t_{AJ}) is the sample-to-sample variation in aperture delay.

Jitter is a concern when considering an ADC's dynamic performance, e.g., SNR. To reconstruct an analog input from the ADC digital outputs, it is critical to know the time at which each sample was taken. Typical applications use an accurate sampling clock signal that has low jitter from sampling edge to sampling edge. For a system with a perfect sampling clock signal, with no clock jitter, the SNR performance of an ADC is limited by the ADC's internal aperture jitter as follows:

SNR = 20 x log
$$\left(\frac{1}{2 \times \pi \times f_{IN} \times t_{AJ}}\right)$$

where $f_{\mbox{\footnotesize{IN}}}$ represents the analog input frequency and $t_{\mbox{\footnotesize{AJ}}}$ is the time of the aperture jitter.

Small-Signal Bandwidth

A small -20dBFS analog input signal is applied to an ADC so that the signal's slew rate does not limit the ADC's performance. The input frequency is then swept up to the point where the amplitude of the digitized conversion result has decreased by -3dB.

Full-Power Bandwidth

A large, -0.5dBFS analog input signal is applied to an ADC, and the input frequency is swept up to the point where the amplitude of the digitized conversion result has decreased by -3dB. This point is defined as full-power input bandwidth frequency.

DC Power-Supply Rejection (PSRR)


DC PSRR is defined as the change in the positive full-scale transfer-function point caused by a ±5% variation in the analog power-supply voltage (AVDD).


Chip Information

TRANSISTOR COUNT: 50,000 PROCESS: 0.6µm BiCMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)





Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.