#### 查询SN75C188供应商

## 捷多邦,专业PCB打样工厂,24小时加急出货 SN75C188 QUADRUPLE LOW-POWER LINE DRIVERS

D, DB<sup>†</sup>, OR N PACKAGE (TOP VIEW)

V<sub>CC</sub>-

1A

1Y<sub>[</sub>

2A

2B

2Y[

GND [

2

3

5

6

SLLS033F - JANUARY 1988 - REVISED MARCH 1997

V<sub>CC+</sub>

4B

11 🛛 4Y

П ЗА

12 4A

10 🛛 3B

9

8 3Y

<sup>†</sup> The DB package is only avalable left-end taped

and reeled, i.e., order device SN75C188DBLE.

13

- Bi-MOS Technology With TTL and CMOS Compatibility
- Meets or Exceeds the Requirements of ANSI EIA/TIA-232-E and ITU Recommendation V.28
- Very Low Quiescent Current . . . 95  $\mu$ A Typ V<sub>CC±</sub> = ±12 V
- Current-Limited Outputs . . . 10 mA Typ
- CMOS-and TTL-Compatible Inputs
- On-Chip Slew Rate Limited to 30 V/µs max
- Flexible Supply Voltage Range
- Characterized at V<sub>CC±</sub> of ±4.5 V and ±15 V
- Functionally Interchangeable With Texas Instruments SN75188, Motorola MC1488, and National Semiconductor DS14C88

#### description

The SN75C188 is a monolithic, low-power, quadruple line driver that interfaces data terminal equipment with data communications equipment. This device is designed to conform to ANSI Standard EIA/TIA-232-E.

An external diode in series with each supply-voltage terminal is needed to protect the SN75C188 under certain fault conditions to comply with EIA/TIA-232-E.

The SN75C188 is characterized for operation from 0°C to 70°C.

#### **Function Tables**



#### DRIVERS 2 – 4

DRIVER5 2 - 4							
Α	В	Y					
Н	Н	L					
L	Х	Н					
Х	L	Н					
H = high	H = high level, L = low level						
X = don't care							




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SLLS033F – JANUARY 1988 – REVISED MARCH 1997


## logic symbol<sup>†</sup>




<sup>+</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)







schematics of inputs and outputs

‡ All resistor values shown are nominal.



SLLS033F - JANUARY 1988 - REVISED MARCH 1997

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC+</sub> (see Note 1)	15 V
Supply voltage, V <sub>CC</sub> (see Note 1)	
Input voltage range, V	
Output voltage range, VO	$\dots$ V <sub>CC</sub> – 6 V to V <sub>CC+</sub> + 6 V
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to the network ground terminal.

#### DISSIPATION RATING TABLE

PACKAGE	$ E \qquad \begin{array}{c} T_{\mbox{A}} \leq 25^{\circ}\mbox{C} & \mbox{DERATING FACTOR} \\ \mbox{POWER RATING} & \mbox{ABOVE T}_{\mbox{A}} = 25^{\circ}\mbox{C} \end{array} $		T <sub>A</sub> = 70°C POWER RATING		
D	950 mW	7.6 mW/°C	608 mW		
DB	525 mW	4.2 mW/°C	336 mW		
N	1150 mW	9.2 mW/°C	736 mW		

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC+</sub>	4.5	12	15	V
Supply voltage, V <sub>CC</sub> _	-4.5	-12	-15	V
Input voltage, VI	V <sub>CC</sub> -+2		V <sub>CC+</sub>	V
High-level Input voltage, VIH	2			V
Low-level Input voltage, VIL			0.8	V
Operating free-air temperature, T <sub>A</sub>	0		70	°C



SLLS033F - JANUARY 1988 - REVISED MARCH 1997

# electrical characteristics over operating free-air temperature range, $V_{CC+} = 12 V$ , $V_{CC-} = -12 V$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			MIN	TYP†	MAX	UNIT	
Val	High lovel output voltage	V 0.8.V	$P_{\rm L} = 2 k \Omega$	V <sub>CC+</sub> = 5 V, V <sub>CC-</sub> = -5 V	4			V	
VOH	High-level output voltage	V <sub>IL</sub> = 0.8 V,	$R_L = 3 k\Omega$	V <sub>CC+</sub> = 12 V, V <sub>CC-</sub> = -12 V	10			V	
VOL	Low-level output voltage (see Note 2)	V <sub>IH</sub> = 2 V,	RL = 3 kΩ	V <sub>CC+</sub> = 5 V, V <sub>CC</sub> -=-5 V			-4	v	
				V <sub>CC+</sub> = 12 V, V <sub>CC-</sub> = -12 V			-10		
Iн	High-level input current	V <sub>I</sub> = 5 V					10	μA	
۱ <sub>IL</sub>	Low-level input current	$V_{I} = 0$					-10	μA	
IOS(H)	High-level short-circuit output current <sup>‡</sup>	$V_{  } = 0.8 V,$	$V_{O} = 0 \text{ or } V_{CC-}$			-10	-19.5	mA	
IOS(L)	Low-level short-circuit output current <sup>‡</sup>	V <sub>1</sub> = 2 V,	$V_O = 0$ or $V_{CC+}$		5.5	10	19.5	mA	
rO	Output resistance, power off	$V_{\rm CC+} = 0,$	$V_{CC-}=0,$	$V_I = -2 V \text{ to } 2 V$	300			Ω	
10.0		V <sub>CC+</sub> = 5 V, No load	$V_{\rm CC-} = -5 V,$	All inputs at 2 V or 0.8 V		90	160	A	
ICC+	Supply current from V <sub>CC+</sub>	V <sub>CC+</sub> = 12 V, No load	$V_{CC-} = -12 V,$	All inputs at 2 V or 0.8 V		95	160	μA	
ICC-	Supply current from $V_{CC-}$	V <sub>CC+</sub> = 5 V, No load	$V_{CC-} = -5 V,$	All inputs at 2 V or 0.8 V		-90	-160		
		V <sub>CC+</sub> = 12 V, No load	V <sub>CC</sub> -=-12	All inputs at 2 V or 0.8 V		-95	-160	μΑ	

<sup>†</sup> All typical values are at  $T_A = 25^{\circ}C$ .

<sup>‡</sup>Not more than one output should be shorted at a time.

NOTE 2: The algebraic convention, in which the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic levels only; e.g., if -4 V is a maximum, the typical value is a more negative voltage.

## switching characteristics, V<sub>CC+</sub> = 12 V, V<sub>CC-</sub> = –12 V, T<sub>A</sub> = 25°C

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low- to high-level output§	$R_L = 3 k\Omega$ ,	C <sub>L</sub> = 15 pF,			3	μs
<sup>t</sup> PHL	Propagation delay time, high- to low-level output§	See Figure 1	_			3.5	μs
<sup>t</sup> TLH	Transition time, low- to high-level output $\P$			0.53		3.2	μs
<sup>t</sup> THL	Transition time, high- to low-level $\operatorname{output}^{\P}$			0.53		3.2	μs
<sup>t</sup> TLH	Transition time, low- to high-level output#	$R_L = 3 k\Omega \text{ to } 7 k\Omega$ ,	C <sub>L</sub> = 2500 pF,		1.5		μs
<sup>t</sup> THL	Transition time, high- to low-level output#	See Figure 1	re 1		1.5		μs
SR	Output slew rate§	$R_L = 3 k\Omega \text{ to } 7 k\Omega$ ,	C <sub>L</sub> = 15 pF	6	15	30	V/µs


§ Measured at the 50% level

 $\P$  Measured between the 10% and 90% points on the output waveform

# Measured between the 3-V and -3-V points on the output waveform (EIA/TIA-232-E conditions), all unused inputs tied either high or low



SLLS033F – JANUARY 1988 – REVISED MARCH 1997




# NOTES: A. The pulse generator has the following characteristics: $t_W = 25 \ \mu$ s, PRR = 20 kHZ, $Z_O = 50 \ \Omega$ , $t_f = t_f \le 50 \ ns$ .

B. CL includes probe and jig capacitance.

#### Figure 1. Test Circuit and Voltage Waveforms




SLLS033F – JANUARY 1988 – REVISED MARCH 1997



**TYPICAL CHARACTERISTICS** 




SLLS033F - JANUARY 1988 - REVISED MARCH 1997



**TYPICAL CHARACTERISTICS** 



SLLS033F - JANUARY 1988 - REVISED MARCH 1997



**TYPICAL CHARACTERISTICS** 

**APPLICATION INFORMATION** 





Figure 12. Logic Translator Applications



SLLS033F - JANUARY 1988 - REVISED MARCH 1997



NOTE A: External diodes placed in series with the V<sub>CC+</sub> and V<sub>CC</sub>-leads protect the SN75C188 in the fault condition where the device outputs are shorted to  $\pm$ 15 V and the power supplies are at low voltage and provide low-impedance paths to GND.

Figure 13. Power Supply Protection to Meet Power-Off Fault Conditions of Standard EIA/TIA-232-E



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated