# PROGRAMMABLE DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTERS

SLAS156E - JULY 1997 - REVISED SEPTEMBER 1999

- Programmable Settling Time to 0.5 LSB
   2.5 μs or 12.5 μs Typ
- Two 12-Bit CMOS Voltage Output DACs in an 8-Pin Package
- Simultaneous Updates for DAC A and DAC B
- Single Supply Operation
- 3-Wire Serial Interface
- High-Impedance Reference Inputs
- Voltage Output Range ... 2 Times the Reference Input Voltage
- Software Powerdown Mode
- Internal Power-On Reset
- TMS320 and SPI Compatible
- Low Power Consumption:
   3 mW Typ in Slow Mode,
   8 mW Typ in Fast Mode

## description

The TLC5618 is a dual 12-bit voltage output digital-to-analog converter (DAC) with buffered reference inputs (high impedance). The DACs have an output voltage range that is two times the reference voltage, and the DACs are monotonic. The device is simple to use, running from a single supply of 5 V. A power-on reset function is incorporated in the device to ensure repeatable start-up conditions.


Digital control of the TLC5618 is over a 3-wire CMOS-compatible serial bus. The device receives a 16-bit word for programming and producing the analog output. The digital inputs feature Schmitt triggers for high noise immunity. Digital communication protocols include the SPI<sup>TM</sup>, QSPI<sup>TM</sup>, and Microwire<sup>TM</sup> standards.


Two versions of the device are available. The TLC5618 does not have an internal state machine

- Input Data Update Rate of 1.21 MHz
- Monotonic Over Temperature
- Available in Q-Temp Automotive
   HighRel Automotive Applications
   Configuration Control / Print Support
   Qualification to Automotive Standards

#### applications

- Battery Powered Test Instruments
- Digital Offset and Gain Adjustment
- Battery Operated/Remote Industrial Controls
- Machine and Motion Control Devices
- Cellular Telephones





and is dependent on all external timing signals. The TLC5618A has an internal state machine that counts the number of clocks from the falling edge of  $\overline{CS}$  and then updates and disables the device from accepting further data inputs. The TLC5618A is recommended for TMS320 and SPI processors, and the TLC5618 is recommended only for SPI or 3-wire serial port processors. The TLC5618A is backward-compatible and designed to work in TLC5618 designed systems.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI and QSPI are trademarks of Motorola, Inc.

Microwire is a trademark of National Semiconductor Corporation.



SLAS156E - JULY 1997 - REVISED SEPTEMBER 1999

# description (continued)

The 8-terminal small-outline D package allows digital control of analog functions in space-critical applications. The TLC5618C is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C. The TLC5618I is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C. The TLC5618Q is characterized for operation from  $-40^{\circ}$ C to  $125^{\circ}$ C. The TLC5618M is characterized for operation from  $-55^{\circ}$ C to  $125^{\circ}$ C.

#### **AVAILABLE OPTIONS**


	PACKAGE											
TA	SMALL OUTLINE <sup>†</sup> (D)											
0°C to 70°C	TLC5618CD TLC5618ACD	TLC5618CP TLC5618ACP	_	_								
-40°C to 85°C	TLC5618ID TLC5618AID	TLC5618IP TLC5618AIP	_	_								
-40°C to 125°C	TLC5618AQD	_	_	_								
−55°C to 125°C	_	_	TLC5618AMJG	TLC5618AMFK								

<sup>†</sup> The D package is available in tape and reel by adding R to the part number (e.g., TLC5618CDR)

DEVICE	COMPATIBILITY
TLC5618	SPI, QSPI and Microwire
TLC5618A	TMS320Cxx, SPI, QSPI, and Microwire



# functional block diagram



# **Terminal Functions**

TERMIN	TERMINAL		DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
AGND	5		nalog ground	
CS	3	Ι	Chip select, active low	
DIN	1	Ι	Serial data input	
OUT A	4	0	DAC A analog output	
OUT B	7	0	DAC B analog output	
REFIN	6	I	Reference voltage input	
SCLK	2	Ī	Serial clock input	
$V_{DD}$	8		Positive power supply	



SLAS156E - JULY 1997 - REVISED SEPTEMBER 1999

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage (V <sub>DD</sub> to AGND)	7 V
Digital input voltage range to AGND	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
Reference input voltage range to AGND	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
Output voltage at OUT from external source	$V_{DD} + 0.3 V$
Continuous current at any terminal	±20 mA
Operating free-air temperature range, T <sub>A</sub> : TLC5618C, TLC5618AC	0°C to 70°C
TLC5618I, TLC5618AI	–40°C to 85°C
TLC5618AQ	–40°C to 125°C
TLC5618AM	–55°C to 125°C
Storage temperature range, T <sub>stq</sub>	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C‡	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	635 mW	5.08 mW/°C	407 mW	330 mW	_
FK	1375 mW	11.00 mW/°C	880 mW	715 mW	275 mW
JG	1050 mW	8.40 mW/°C	672 mW	546 mW	210 mW
Р	1202 mW	9.61 mW/°C	769 mW	625 mW	_

<sup>‡</sup> This is the inverse of the traditional Junction-to-Ambient thermal Resistance (ROJA). Thermal Resistances are not production tested and are for informational purposes only.

# recommended operating conditions

			MIN	NOM	MAX	UNIT
Supply voltage, V <sub>DD</sub>	level digital input voltage, V <sub>IH</sub> evel digital input voltage, V <sub>IL</sub> v <sub>DD</sub> = 5 V  rence voltage, V <sub>ref</sub> to REFIN terminal resistance, R <sub>L</sub>					V
High-level digital input voltage, VIH	V <sub>DD</sub> = 5 V		0.7 V <sub>DD</sub>			V
Low-level digital input voltage, V <sub>IL</sub>	V <sub>DD</sub> = 5 V				0.3 V <sub>DD</sub>	V
Reference voltage, V <sub>ref</sub> to REFIN termina	Reference voltage, V <sub>ref</sub> to REFIN terminal				V <sub>DD</sub> -1.1	V
Load resistance, R <sub>L</sub>			2			kΩ
	TLC5618C, TLC5618AC		0		70	
On arctical free air temperature. To	TLC5618I, TLC5618AI		-40		85	°C
Operating free-air temperature, T <sub>A</sub>	TLC5618AQ		-40		125	
	TLC5618AM		-55		125	

SLAS156E - JULY 1997 - REVISED SEPTEMBER 1999

electrical characteristics over recommended operating free-air temperature range,  $V_{DD}$  = 5 V  $\pm$  5%,  $V_{ref(REFIN)} = 2.048 \text{ V (unless otherwise noted)}$ 

#### static DAC specifications

	PARAMETER		TEST CONDITION	ONS	MIN	TYP	MAX	UNIT
	Resolution				12			bits
	Integral nonlinearity (INL), end point adj	justed	V <sub>ref(REFIN)</sub> = 2.048 V,	See Note 1			±4	LSB
	Differential nonlinearity (DNL)		V <sub>ref(REFIN)</sub> = 2.048 V,	See Note 2		±0.5	± 1	LSB
EZS	Zero-scale error (offset error at zero sca	ale)	V <sub>ref(REFIN)</sub> = 2.048 V,	See Note 3			±12	mV
	Zero-scale-error temperature coefficient		V <sub>ref(REFIN)</sub> = 2.048 V,	See Note 4		3		ppm/°C
EG	Gain error			See Note 5			±0.29	% of FS voltage
	Gain error temperature coefficient		V <sub>ref(REFIN)</sub> = 2.048 V,	See Note 6		1		ppm/°C
		Zero scale		01		65		
PSRR	Power-supply rejection ratio	Gain	See Notes 7 and 8	Slow		65		dB
FORK	Fower-supply rejection fatto	Zero scale	See Notes / and 6	Fast		65		ub
		Gain		ι αδι		65		

- NOTES: 1. The relative accuracy or integral nonlinearity (INL) sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors.
  - 2. The differential nonlinearity (DNL) sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.
  - 3. Zero-scale error is the deviation from zero voltage output when the digital input code is zero.

  - 4. Zero-scale-error temperature coefficient is given by: E<sub>ZS</sub> TC = [E<sub>ZS</sub> (T<sub>max</sub>) E<sub>ZS</sub> (T<sub>min</sub>)]/V<sub>ref</sub> × 10<sup>6</sup>/(T<sub>max</sub> T<sub>min</sub>).
     5. Gain error is the deviation from the ideal output (V<sub>ref</sub> 1 LSB) with an output load of 10 kΩ excluding the effects of the zero-error.

  - 6. Gain temperature coefficient is given by: E<sub>G</sub> TC = [E<sub>G</sub>(T<sub>max</sub>) E<sub>G</sub> (T<sub>min</sub>)]/V<sub>ref</sub> × 10<sup>6</sup>/(T<sub>max</sub> T<sub>min</sub>).

    7. Zero-scale-error rejection ratio (EZS-RR) is measured by varying the V<sub>DD</sub> from 4.5 V to 5.5 V dc and measuring the proportion of this signal imposed on the zero-code output voltage.
  - 8. Gain-error rejection ratio (EG-RR) is measured by varying the V<sub>DD</sub> from 4.5 V to 5.5 V dc and measuring the proportion of this signal imposed on the full-scale output voltage after subtracting the zero scale change.

#### **OUT A and OUT B output specifications**

	PARAMETER	TEST CONDIT	TEST CONDITIONS			MAX	UNIT	
VO	Voltage output range	$R_L = 10 \text{ k}\Omega$	$R_L = 10 \text{ k}\Omega$			V <sub>DD</sub> -0.4	V	
	Output load regulation accuracy	$V_{O(OUT)} = 4.096 \text{ V},$	R <sub>L</sub> = 2 kΩ			±0.29	% of FS voltage	
loog( , , )	Output short circuit sink current	$V_{O(A OUT)} = V_{DD}$	Fast		38		mA	
IOSC(sink)	Output short circuit sink current	VO(B OUT) = V <sub>DD</sub> , Input code zero	Slow		23		111/4	
loog( )	Output short circuit source current	VO(A OUT) = 0 V,	Fast		-54		mA	
IOSC(source)	Output short circuit source current	VO(B OUT) = 0 V, Full-scale code	Slow		-29		IIIA	
IO(sink)	Output sink current	V <sub>O(OUT)</sub> = 0.25 V	V <sub>O(OUT)</sub> = 0.25 V		5		mA	
I <sub>O(source)</sub>	Output source current	V <sub>O(OUT)</sub> = 4.2 V			5		mA	



SLAS156E - JULY 1997 - REVISED SEPTEMBER 1999

electrical characteristics over recommended operating free-air temperature range,  $V_{DD}$  = 5 V  $\pm$  5%,  $V_{ref(REFIN)}$  = 2.048 V (unless otherwise noted) (continued)

#### reference input (REFIN)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
٧ <sub>I</sub>	Input voltage range			0		V <sub>DD</sub> -2	V
Ri	Input resistance				10		МΩ
Ci	Input capacitance						pF
	Reference feedthrough	REFIN = 1 V <sub>pp</sub> at 1 kHz + 1.024 V dc (see Not	e 9)		-60		dB
	Reference input bandwidth (f – 3 dB)	PEEIN - 0.2 V	Slow		0.5		MHz
	Reference input bandwidth (1 – 3 db)	REFIN = $0.2 \text{ V}_{pp} + 1.024 \text{ V dc}$			1	_	IVIHZ

NOTE 9: Reference feedthrough is measured at the DAC output with an input code = 000 hex and a V<sub>ref(REFIN)</sub> input = 1.024 V dc + 1 V<sub>pp</sub> at 1 kHz.

#### digital inputs (DIN, SCLK, CS)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
lιΗ	High-level digital input current	$V_I = V_{DD}$			±1	μΑ
Iլլ	Low-level digital input current	V <sub>I</sub> = 0 V			±1	μΑ
Ci	Input capacitance			8		pF

#### power supply

PARAMETER T		TEST CONDITIONS		MIN	TYP	MAX	UNIT
la-a	Power supply current	V <sub>DD</sub> = 5.5 V, Slow No load.			0.6	1	mA
'DD	,	All inputs = 0 V or V <sub>DD</sub>	Fast		1.6	2.5	IIIA
	Power down supply current	D13 = 0 (see Table 2)			1		μΑ

# operating characteristics over recommended operating free-air temperature range, $V_{DD}$ = 5 V $\pm$ 5%, $V_{ref(REFIN)}$ = 2.048 V (unless otherwise noted)

#### analog output dynamic performance

	PARAMETER	TEST	TEST CONDITIONS			TYP	MAX	UNIT
SR+	Output slew rate, positive	C <sub>L</sub> = 100 pF,	Vref(REFIN) = 2.048 V, Τ <sub>Δ</sub> = 25°C,	Slow	0.3	0.5		V/µs
SK+	Output siew rate, positive	$R_L = 10 \text{ k}\Omega$ , Code 32 to Code 4096,	, ,	Fast	2.4	3		ν/μ5
SR-	Output slew rate, negative	$C_L = 100 \text{ pF},$ $R_L = 10 \text{ k}\Omega,$	$V_{ref(REFIN)} = 2.048 \text{ V},$ $T_{\Delta} = 25^{\circ}\text{C},$	Slow	0.15	0.25		V/µs
SK-	Output siew rate, negative	Code 4096 to Code 32,	V <sub>O</sub> from 10% to 90%	Fast	1.2	1.5		ν/μ5
	Output a stilling time	To ±0.5 LSB,	C <sub>L</sub> = 100 pF,	Slow		12.5		
t <sub>S</sub>	Output settling time	$R_L = 10 \text{ k}\Omega$ ,	See Note 10	Fast		2.5		μs
4 ( )	Output settling time,	To ±0.5 LSB,	C <sub>L</sub> = 100 pF,	Slow		2		
ts(c)	code-to-code	$R_L = 10 \text{ k}\Omega$ ,	See Note 11	Fast		2		μs
	Glitch energy	DIN = All 0s to all 1s, f(SCLK) = 100  kHz	$\overline{\text{CS}} = V_{\text{DD}},$			5		nV-s
S/(N+D)	Signal to noise + distortion	V <sub>ref</sub> (REFIN) = 1 V <sub>pp</sub> at Input code = 10 0000 00	1 kHz and 10 kHz + 1.024 ` 000	V dc,		78		dB

NOTES: 10. Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of 020 hex to 3FF hex or 3FF hex to 020 hex.


<sup>11.</sup> Settling time is the time for the output signal to remain within  $\pm 0.5$  LSB of the final measured value for a digital input code change of one count.



operating characteristics over recommended operating free-air temperature range,  $V_{DD}$  = 5 V  $\pm$  5%,  $V_{ref(REFIN)}$  = 2.048 V (unless otherwise noted) (continued)

#### digital input timing requirements


		MIN	NOM	MAX	UNIT
t <sub>su(DS)</sub>	Setup time, DIN before SCLK low	5			ns
<sup>t</sup> h(DH)	Hold time, DIN valid after SCLK low	5			ns
t <sub>su(CSS)</sub>	Setup time, CS low to SCLK low	5			ns
tsu(CS1)	Setup time, SCLK $\downarrow$ to $\overline{\text{CS}}$ $\uparrow$ , external end-of-write	10			ns
tsu(CS2)	Setup time, SCLK $\uparrow$ to $\overline{\text{CS}}\downarrow$ , start of next write cycle	5			ns
tw(CL)	Pulse duration, SCLK low	25			ns
tw(CH)	Pulse duration, SCLK high	25			ns
td(CS1)	Delay time, CLK↑ to data disable (TLC5618A only)		5	20	ns



NOTE A: The input clock, applied at the SCLK terminal, should be inhibited high when  $\overline{\text{CS}}$  is high to minimize clock feedthrough.

Figure 1. Timing Diagram for the TLC5618


SLAS156E - JULY 1997 - REVISED SEPTEMBER 1999





NOTE A: The input clock, applied at the SCLK terminal, should be inhibited high when  $\overline{\text{CS}}$  is high to minimize clock feedthrough.


Figure 2. Timing Diagram for TLC5618A Only




























#### TOTAL HARMONIC DISTORTION + NOISE (SLOW MODE)




### SIGNAL-TO-NOISE RATIO (SLOW MODE)



TOTAL HARMONIC DISTORTION (FAST MODE)



**TOTAL HARMONIC DISTORTION + NOISE (FAST MODE)** 



# **TYPICAL CHARACTERISTICS**

#### SIGNAL-TO-NOISE RATIO (FAST MODE)




Figure 15




Figure 16. Differential Nonlinearity With Input Code




Figure 17. Integral Nonlinearity With Input Code

#### **APPLICATION INFORMATION**

# general function

The TLC5618 uses a resistor string network buffered with an op amp to convert 12-bit digital data to analog voltage levels (see functional block diagram and Figure 18). The output is the same polarity as the reference input (see Table 1).

The output code is given by:  $2(V_{REFIN})\frac{CODE}{4096}$ 

An internal circuit resets the DAC register to all 0s on power up.




Figure 18. TLC5618 Typical Circuit

Table 1. Binary Code Table (0 V to 2 V<sub>REFIN</sub> Output), Gain = 2

	INPUT		ОИТРИТ
1111	1111	1111	2(V <sub>REFIN</sub> ) 4095 4096
	•		·
1000	0000	0001	$2(V_{REFIN})\frac{2049}{4096}$
1000	0000	0000	$2(V_{REFIN})\frac{2048}{4096} = V_{REFIN}$
0111	1111	1111	$2(V_{REFIN})\frac{2047}{4096}$
	:		:
0000	0000	0001	$2(V_{REFIN})\frac{1}{4096}$
0000	0000	0000	0 V



#### APPLICATION INFORMATION

#### buffer amplifier

The output buffer has a rail-to-rail output with short circuit protection and can drive a  $2-k\Omega$  load with a 100-pF load capacitance. Settling time is a software selectable  $12.5 \,\mu s$  or  $2.5 \,\mu s$ , typical to within  $\pm 0.5 \,LSB$  of final value.

#### external reference

The reference voltage input is buffered, which makes the DAC input resistance not code dependent. Therefore, the REFIN input resistance is 10  $M\Omega$  and the REFIN input capacitance is typically 5 pF, independent of input code. The reference voltage determines the DAC full-scale output.

#### logic interface

The logic inputs function with CMOS logic levels. Most of the standard high-speed CMOS logic families may be used.

#### serial clock and update rate

Figure 1 shows the TLC5618 timing. The maximum serial clock rate is:

$$f_{(SCLK)max} \ = \ \frac{1}{t_{W(CH)min} \ ^+ \ t_{W(CL)min}} \ = \ 20 \ MHz$$

The digital update rate is limited by the chip-select period, which is:

$$t_{p(CS)} = 16 \times \left(t_{w(CH)} + t_{w(CL)}\right) + t_{su(CS1)}$$

This equals an 810-ns or 1.23-MHz update rate. However, the DAC settling time to 12 bits limits the update rate for full-scale input step transitions.

#### serial interface

When chip select  $(\overline{CS})$  is low, the input data is read into a 16-bit shift register with the input data clocked in, most significant bit first. The falling edge of the SCLK input shifts the data into the input register.

The rising edge of  $\overline{CS}$  then transfers the data to the DAC register. When  $\overline{CS}$  is high, input data cannot be clocked into the input register.

The 16 bits of data can be transferred with the sequence shown in Figure 19.




Figure 19. Input Data Word Format



#### **APPLICATION INFORMATION**

Table 2 shows the function of program bits D15 – D12.

**PROGRAM BITS DEVICE FUNCTION** D15 D14 D13 D12 Write to latch A with serial interface register data 1 Χ Χ Χ and latch B updated with buffer latch data 0 Χ Χ 0 Write to latch B and double buffer latch 0 Χ Χ 1 Write to double buffer latch only Χ 0 Χ Χ 12.5 µs settling time Χ 1 Χ Χ  $2.5 \, \mu s$  settling time Χ Χ 0 Χ Powered-up operation

Χ

Table 2. Program Bits D15 - D12 Function

#### function of the latch control bits (D15 and D12)

Χ

Χ

Three data transfers are possible. All transfers occur immediately after  $\overline{\text{CS}}$  goes high and are described in the following sections.

Power down mode

#### latch A write, latch B update (D15 = high, D12 = X)

The serial interface register (SIR) data are written to latch A and the double buffer latch contents are written to latch B. The double buffer contents are unaffected. This program bit condition allows simultaneous output updates of both DACs.




Figure 20. Latch A Write, Latch B Update

#### latch B and double-buffer 1 write (D15 = low, D12 = low)

The SIR data are written to both latch B and the double buffer. Latch A is unaffected.




Figure 21. Latch B and Double-Buffer Write



#### APPLICATION INFORMATION

#### double-buffer-only write (D15 = low, D12 = high)

The SIR data are written to the double buffer only. Latch A and B contents are unaffected.




Figure 22. Double-Buffer-Only Write

#### purpose and use of the double buffer

Normally only one DAC output can change after a write. The double buffer allows both DAC outputs to change after a single write. This is achieved by the two following steps.

- 1. A double-buffer-only write is executed to store the new DAC B data without changing the DAC A and B outputs.
- 2. Following the previous step, a write to latch A is executed. This writes the SIR data to latch A and also writes the double-buffer contents to latch B. Thus both DACs receive their new data at the same time, and so both DAC outputs begin to change at the same time.

Unless a double-buffer-only write is issued, the latch B and double-buffer contents are identical. Thus, following a write to latch A or B with another write to latch A does not change the latch B contents.

#### operational examples

#### changing the latch A data from zero to full code

Assuming that latch A starts at zero code (e.g., after power-up), the latch can be filled with 1s by writing (bit D15 on the left, D0 on the right)

1X0X 1111 1111 1111

to the serial interface. Bit D14 can be zero to select slow mode or one to select fast mode. The other X can be zero or one (don't care).

The latch B contents and the DAC B output are not changed by this write unless the double-buffer contents are different from the latch B contents. This can only be true if the last write was a double-buffer-only write.

#### changing the latch B data from zero to full code

Assuming that latch B starts at zero code (e.g., after power-up), the latch can be filled with 1s by writing (bit D15 on the left, D0 on the right).

0X00 1111 1111 1111

to the serial interface. Bit D14 can be zero to select slow mode or one to select fast mode. The data (bits D0 to D11) are written to both the double buffer and latch B.

The latch A contents and the DAC A output are not changed by this write.



SLAS156E - JULY 1997 - REVISED SEPTEMBER 1999

#### APPLICATION INFORMATION

#### double-buffered change of both DAC outputs

Assuming that DACs A and B start at zero code (e.g., after power-up), if DAC A is to be driven to mid-scale and DAC B to full-scale, and if the outputs are to begin rising at the same time, this can be achieved as follows:

First.

0d01 1111 1111 1111

is written (bit D15 on the left, D0 on the right) to the serial interface. This loads the full-scale code into the double buffer but does not change the latch B contents and the DAC B output voltage. The latch A contents and the DAC A output are also unaffected by this write operation.

Changing from fast to slow or slow to fast mode changes the supply current which can glitch the outputs, and so D14 (designated by d in the above data word) should be set to maintain the speed mode set by the previous write.

Next.

1X0X 1000 0000 0000

is written (bit D15 on the left, D0 on the right) to the serial interface. Bit D14 can be zero to select slow mode or one to select fast mode. The other X can be zero or one (don't care). This writes the mid-scale code (100000000000) to latch A and also copies the full-scale code from the double buffer to latch B. Both DAC outputs thus begin to rise after the second write.

#### **DSP** serial interface

Utilizing a simple 3-wire serial interface shown in Figure 23, the TLC5618A can be interfaced to TMS320 compatible serial ports. The 5618A has an internal state machine that will count 16 clocks after receiving a falling edge of  $\overline{CS}$  and then disable further clocking in of data until the next falling edge is received on  $\overline{CS}$ . Therefore  $\overline{CS}$  can be connected directly to the FS pins of the serial port and only the leading falling edge of the DSP will be used to start the write process. The TLC5618A is designed to be used with the TMS320Cxx DSP in burst mode serial port transmit operation.



#### APPLICATION INFORMATION




Figure 23. Interfacing The TLC5618A to the TMS320C203 DSP

#### general serial interface

Both the TLC5618 and TLC5618A are compatible with SPI, QSPI, or Microwire serial standards. The hardware connections are shown in Figures 24 and 25. The TLC5618A has an internal state machine that will count 16 clocks after the falling edge of  $\overline{CS}$  and then internally disable the device. The internal edge is ORed together with  $\overline{CS}$  so that the rising edge can be provided to  $\overline{CS}$  prior to the occurrence of the internal edge to also disable the device.

The SPI and Microwire interfaces transfer data in 8-bit bytes, therefore, two write cycles are required to input data to the DAC. The QSPI interface, which has a variable input data length from 8 to 16 bits, can load the DAC input register in one write cycle.




Figure 24. Microwire Connection

#### **APPLICATION INFORMATION**




Figure 25. SPI/QSPI Connection

#### linearity, offset, and gain error using single end supplies

When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset, the output voltage changes on the first code change. With a negative offset the output voltage may not change with the first code depending on the magnitude of the offset voltage.

The output amplifier attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot drive below ground and clamps the output at 0 V.

The output voltage then remains at zero until the input code value produces a sufficient positive output voltage to overcome the negative offset voltage, resulting in the transfer function shown in Figure 26.




Figure 26. Effect of Negative Offset (Single Supply)

This offset error, not the linearity error, produces this breakpoint. The transfer function would have followed the dotted line if the output buffer could drive below the ground rail.

For a DAC, linearity is measured between zero-input code (all inputs 0) and full-scale code (all inputs 1) after offset and full scale are adjusted out or accounted for in some way. However, single supply operation does not allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity is measured between full-scale code and the lowest code that produces a positive output voltage. The code is calculated from the maximum specification for the negative offset.



#### APPLICATION INFORMATION

#### power-supply bypassing and ground management

Printed-circuit boards that use separate analog and digital ground planes offer the best system performance. Wire-wrap boards do not perform well and should not be used. The two ground planes should be connected together at the low-impedance power-supply source. The best ground connection may be achieved by connecting the DAC AGND terminal to the system analog ground plane making sure that analog ground currents are well-managed.

A 0.1- $\mu$ F ceramic bypass capacitor should be connected between  $V_{DD}$  and AGND and mounted with short leads as close as possible to the device. Use of ferrite beads may further isolate the system analog and digital power supplies.

Figure 27 shows the ground plane layout and bypassing technique.




Figure 27. Power-Supply Bypassing

#### saving power

Setting the DAC register to all 0s minimizes power consumption by the reference resistor array and the output load when the system is not using the DAC.

## ac considerations/analog feedthrough

Higher frequency analog input signals may couple to the output through internal stray capacitance. Analog feedthrough is tested by holding  $\overline{CS}$  high, setting the DAC code to all 0s, sweeping the frequency applied to REFIN, and monitoring the DAC output.




SLAS156E - JULY 1997 - REVISED SEPTEMBER 1999

#### **MECHANICAL DATA**

# D (R-PDSO-G\*\*)

#### 14 PIN SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE




- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
  - D. Falls within JEDEC MS-012

#### **MECHANICAL DATA**

### FK (S-CQCC-N\*\*)

#### 28 TERMINALS SHOWN

#### LEADLESS CERAMIC CHIP CARRIER




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold-plated.
- E. Falls within JEDEC MS-004



#### **MECHANICAL DATA**



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T8



#### **MECHANICAL DATA**

# P (R-PDIP-T8)

### PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated