19-2496; Rev 0; 7/02

EVALUATION KIT

# 

## **AVAILABLE** Low-Voltage, Dual Hot-Swap Controllers with Independent ON/OFF Control

## **General Description**

The MAX5918 and MAX5919 are +1V to +13.2V dual hot-swap controllers with independent on/off control for complete protection of dual-supply systems. They allow the safe insertion and removal of circuit cards into live backplanes. The MAX5918 and MAX5919 operate down to 1V provided one of the inputs is above 2.7V

The discharged filter capacitors of the circuit card provide low impedance to the live backplane. High inrush currents from the backplane to the circuit card can burn up connectors and components, or momentarily collapse the backplane power supply leading to a system reset. The MAX5918 and MAX5919 hot-swap controllers prevent such problems by gradually ramping up the output voltage and regulating the current to a preset limit when the board is plugged in, allowing the system to stabilize safely. After the startup cycle is completed, two on-chip comparators provide VariableSpeed/BiLevel™ protection against short-circuit and overcurrent faults, as well as immunity against system noise and load transients. In the event of a fault condition, the load is disconnected. The MAX5918L and MAX5919L must be unlatched after a fault and the MAX5918A and MAX5919A automatically restart after a fault.

The MAX5918 and MAX5919 integrate an on-board charge pump to drive the gates of low-cost, external Nchannel MOSFETs. The devices offer integrated features like startup current regulation and current glitch protection to eliminate external timing resistors and capacitors. These devices provide open-drain status outputs, an adjustable startup timer and adjustable current limits. The MAX5918 provides output undervoltage/overvoltage protection for each channel, while the MAX5919 provides undervoltage/overvoltage monitoring for each channel.

The MAX5918 and MAX5919 are available in a spacesaving 16-pin QSOP package and are specified over the extended -40°C to +85°C temperature range.

### **Applications**

Base Station Line Cards Network Switches, Routers, Hubs

Solid-State Circuit

Breakers RAID

Products, Inc.

Power-Supply Sequencing Hot Plug-In Daughter Cards Portable Computer Device Bays (Docking Stations)

Variable Speed/BiLevel is a trademark of Maxim Integrated

### **Features**


- ♦ Safe Hot Swap for +1V to +13.2V Power Supplies with V<sub>IN1</sub> or V<sub>IN2</sub> ≥ 2.7V
- ♦ Independent On/Off Control for Each Channel
- ♦ Internal Charge Pumps Generate N-Channel **MOSFET Gate Drives**
- ♦ Inrush Current Regulated at Startup
- **♦ Circuit Breaker Function**
- ♦ Adjustable Circuit Breaker/Current-Limit Threshold from 25mV to 100mV
- ♦ VariableSpeed/BiLevel Circuit Breaker Response
- Autoretry or Latched Fault Management
- ♦ Status Outputs Indicate Fault/Safe Condition
- ♦ Output Undervoltage and Overvoltage Monitoring or Protection

## **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX5918AEEE	-40°C to +85°C	16 QSOP
MAX5918LEEE	-40°C to +85°C	16 QSOP
MAX5919AEEE	-40°C to +85°C	16 QSOP
MAX5919LEEE	-40°C to +85°C	16 QSOP

Selector Guide and Typical Application Circuit appear at end of data sheet.

## Pin Configuration



#### **ABSOLUTE MAXIMUM RATINGS**

IN_ to GND	+14V	Continuous
GATE_ to GND		16-Pin Q
ON_, PGOOD_, TIM to GND		Operating T
(V	(IN1 + 0.3V) and (VIN2 + 0.3V)	Storage Ter
SENSE_, MON_, LIM_ to GND	0.3V to $(V_{IN} + 0.3V)$	Lead Temp
Current into Any Pin	+50mA	

Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
16-Pin QSOP (derate 8.3mW/°C above +70	°C)667mW
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{IN}$  = +1V to +13.2V provided at least one supply is higher than +2.7V,  $V_{ON1}$  =  $V_{ON2}$  = +2.7V,  $V_{A}$  = -40°C to +85°C, unless otherwise noted. Typical values are at  $V_{IN1}$  = +5V,  $V_{IN2}$  = +3.3V, and  $V_{A}$  = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
POWER SUPPLIES	•						
IN_ Input Voltage Range	V <sub>IN</sub>	Other V <sub>IN</sub> ≥ +2.7V		1.0		13.2	V
Supply Current	I <sub>IN</sub>	$I_{1N1} + I_{1N2}, V_{1N1} = +5$	$V, V_{IN2} = +3.3V$		1.2	2.3	mA
CURRENT CONTROL							
		LIM = GND	$T_A = +25^{\circ}C$	22.5	25	27.5	
Slow-Comparator Threshold (VIN VSENSE_) (Note 2)	V <sub>SC,TH</sub>	LIM = GIND	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	20.5		27.5	mV
(VIII_ VSENSE_) (Note 2)		$R_{LIM} = 300k\Omega$		80	100	130	
Slow-Comparator Response Time	toon	1mV overdrive			3		ms
(Note 3)	tscd	10mV overdrive			110		μs
Fast-Comparator Threshold	V <sub>SU,TH</sub>	During startup		2	2 x V <sub>SC,TH</sub>	1	mV
(VIN VSENSE_)	V <sub>FC,TH</sub>	V <sub>IN</sub> V <sub>SENSE</sub> _; norm	al operation	4	4 x V <sub>SC,TH</sub>	1	IIIV
Fast-Comparator Response Time (VIN VSENSE_)	tFCD	10mV overdrive, from overload condition			260		ns
SENSE Input Bias Current	I <sub>B</sub> SENSE	V <sub>SENSE</sub> _ = V <sub>IN</sub> _			0.03	1	μΑ
MOSFET DRIVER							
		$R_{TIM} = 100k\Omega$	$T_A = 0^{\circ}C \text{ to } +85^{\circ}C$	8.0	10.8	13.6	
Observe Davis at (Nata 4)			(maximum value)	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	6	10.8	16
Startup Period (Note 4)	<sup>t</sup> START	$R_{TIM} = 4k\Omega$ (minimum value)		0.35	0.45	0.55	ms
		TIM floating		5	9	14	
		Charging, VGATE_ = +5	5V, V <sub>IN</sub> _ = +10V (Note 5)	80	100	130	μΑ
Average Gate Current	IGATE	Discharging, triggered by a fault or when Von < 0.875V			3		mA
Cata Driva Valtaga	\/===	VGATE VIN_,	V <sub>IN</sub> _ = 3V to 13.2V	4.8	5.4	5.8	V
Gate-Drive Voltage	VDRIVE	IGATE_ < 1µA	$V_{IN}$ = 2.7V to 3.0V	4.3	5	5.8	\ \ \
ON COMPARATOR							
ON Threshold	\/-··	Low to high		0.85	0.875	0.90	V
ON THESHOLD	Von_,th	Hysteresis			25		mV
ON Propagation Delay		10mV overdrive			50		μs

### **ELECTRICAL CHARACTERISTICS (continued)**


 $(V_{IN} = +1V \text{ to } +13.2V \text{ provided at least one supply is higher than } +2.7V, V_{ON1} = V_{ON2} = +2.7V, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ , unless otherwise noted. Typical values are at  $V_{IN1} = +5V$ ,  $V_{IN2} = +3.3V$ , and  $T_A = +25^{\circ}\text{C}$ .) (Note 1)

SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
		V <sub>ON</sub> _ < 4.5V		0.03		
IBON	$V_{IN1} = V_{IN2} = +13.2V$	V <sub>ON</sub> _ > 4.5V		100		μΑ
		V <sub>ON</sub> _ = 4.5V		0.03	1	
tunlatch	To unlatch after a latched	d fault	100			μs
	V <sub>PGOOD</sub> _ = 13.2V				1	μΑ
VoL	ISINK = 1mA				0.4	V
tpgdly	After t <sub>START</sub> , MON_ = V <sub>II</sub>	N_		0.75		ms
(MON1, MON	2)					
V	Overvoltage 657 687		687	707	mV	
VMON	Undervoltage		513	13 543	563	IIIV
				20		μs
	V <sub>MON</sub> _ = 600mV			0.03		μΑ
VLO)						
V <sub>UVLO</sub>	·		2.10	2.4	2.67	V
	Hysteresis			100		mV
	V <sub>IN</sub> _ toggled below UVLO to unlatch after a fault		100			μs
t <sub>D,UVLO</sub>	V <sub>IN</sub> _ step from 0 to 2.8V		20	37.5	60	ms
SHUTDOWN LATCH/RESTART						
t <sub>RETRY</sub>	Delay time to restart after fault shutdown 64		4 x tstar	Т	ms	
	IBON  tunlatch  Vol tpgdly (MON1, MON  VMON  VMON  VLO)  td, uvlo	IBON  VIN1 = VIN2 = +13.2V  tunlatch  To unlatch after a latched  VPGOOD_ = 13.2V  VOL  ISINK = 1mA  tpGDLY  After tstart, MON_ = VIN  (MON1, MON2)  VMON  Overvoltage  Undervoltage  Undervoltage  VMON_ = 600mV  VLO)  Startup is initiated when reached by VIN1 or VIN2, Hysteresis  VIN_ toggled below UVLO fault  tD,UVLO  VIN_ step from 0 to 2.8V	IBON  VIN1 = VIN2 = +13.2V  VON_ < 4.5V  VON_ > 4.5V  VON_ = 4.5V  VON	IBON	IBON	IBON

- Note 1: All devices are 100% tested at  $T_A = +25$ °C and  $T_A = +85$ °C. Limits at  $T_A = -40$ °C are guaranteed by design.
- Note 2: The MAX5918/MAX5919 slow-comparator threshold is adjustable. V<sub>SC,TH</sub> = R<sub>LIM</sub> × 0.25μA + 25mV (see the *Typical Operating Characteristics*).
- **Note 3:** The current-limit slow-comparator response time is weighted against the amount of overcurrent, the higher the overcurrent condition, the faster the response time (see the *Typical Operating Characteristics*).
- **Note 4:** The startup period (t<sub>START</sub>) is the time during which the slow comparator is ignored and the device acts as a current-limiter by regulating the sense current with the fast comparator (see the *Startup Period* section).
- Note 5: The current available at GATE is a function of VGATE (see the Typical Operating Characteristics).


## **Typical Operating Characteristics**


(Typical Operating Circuits, Q1 = Q2 = Fairchild FDB7090L,  $V_{IN1}$  = +5V,  $V_{IN2}$  = +3.3V,  $V_{ON1}$  =  $V_{ON2}$  = +2.7V,  $V_{IN2}$  = +25°C, unless otherwise noted. Channels 1 and 2 are identical in performance. Where characteristics are interchangeable, channels 1 and 2 are referred to as X and Y.)





## **Typical Operating Characteristics (continued)**


(Typical Operating Circuits, Q1 = Q2 = Fairchild FDB7090L,  $V_{IN1}$  = +5V,  $V_{IN2}$  = +3.3V,  $V_{ON1}$  =  $V_{ON2}$  = +2.7V,  $V_{IN2}$  = +25°C, unless otherwise noted. Channels 1 and 2 are identical in performance. Where characteristics are interchangeable, channels 1 and 2 are referred to as X and Y.)


















$$\begin{split} & 1 \text{ms/div} \\ & V_{IN} = 5.0 \text{V}, \, R_{SENSE} = 10 \text{m}\Omega, \, R_{TIM} = 47 \text{k}\Omega, \\ & C_{BOARD} = 1000 \mu F, \, C_{GATE} = 22 \text{n}F \end{split}$$



 $\begin{aligned} & 40 \text{ms/div} \\ V_{IN} = 5.0 \text{V}, & R_{SENSE} = 10 \text{m}\Omega, & R_{TIM} = 47 \text{k}\Omega, \\ & C_{BOARD} = 1000 \mu F, & R_{BOARD} = 1.4 \Omega \end{aligned}$ 

## **Pin Description**

PIN	NAME	FUNCTION	
1	PGOOD1	Channel 1 Status Output (Open Drain, see <i>Absolute Maximum Ratings</i> ). PGOOD1 asserts high when hot swap is successful and channel 1 is within regulation. PGOOD1 asserts low during startup, when ON1 is low, when channel 1 is off, or when channel 1 has any fault condition.	
2	TIM	Startup Timer Setting. Connect a resistor from TIM to GND to set the startup period. Leave TIM unconnected for the default startup period of 9ms.	
3	IN1	Channel 1 Supply Input. Connect to a supply voltage of 1V to 13.2V.	
4	SENSE1	Channel 1 Current-Sense Input. Connect R <sub>SENSE1</sub> from IN1 to SENSE1. Connect to IN1 to disable circuit breaker function of channel 1.	
5	GATE1	Channel 1 Gate-Drive Output. Connect to gate of external N-channel MOSFET.	
6	GND	Ground	
7	LIM1	Channel 1 Current-Limit Setting. Connect a resistor from LIM1 to GND to set the current trip level. Connect to GND for the default 25mV threshold (see the <i>Slow-Comparator Threshold</i> , <i>R<sub>LIM</sub></i> section).	
8	MON1	Channel 1 Output-Voltage Monitor. Window comparator input. Connect through a resistive-divider from OUT1 to GND to set the channel 1 overvoltage and undervoltage threshold. Connect to IN1 to disable.	
9	MON2	Channel 2 Output-Voltage Monitor. Window comparator input. Connect through a resistive-divider from OUT2 to GND to set the channel 2 overvoltage and undervoltage threshold. Connect to IN2 to disable	
10	LIM2	Channel 2 Current-Limit Setting. Connect a resistor from LIM2 to GND to set the current trip level. Connect to GND for the default 25mV threshold (see the <i>Slow-Comparator Threshold</i> , <i>R<sub>LIM</sub></i> section).	
11	ON1	Channel 1 On/Off Control Input. Channel 1 is turned on when V <sub>ON1</sub> > 0.875V.	
12	GATE2	Channel 2 Gate-Drive Output. Connect to gate of external N-channel MOSFET.	
13	SENSE2	Channel 2 Current-Sense Input. Connect R <sub>SENSE2</sub> from IN2 to SENSE2. Connect to IN2 to disable circuit breaker function of channel 2.	
14	IN2	Channel 2 Supply Input. Connect to a supply voltage of 1V to 13.2V.	
15	ON2	Channel 2 On/Off Control Input. Channel 2 is turned on when V <sub>ON2</sub> > 0.875V.	
16	PGOOD2	Channel 2 Status Output (Open Drain, see <i>Absolute Maximum Ratings</i> ). PGOOD2 asserts high when hot swap is successful and channel 2 is within regulation. PGOOD2 asserts low during startup, when V <sub>ON2</sub> is low, when channel 2 is off, or when channel 2 has any fault condition.	

## **Detailed Description**

The MAX5918 and MAX5919 are circuit breaker ICs for hot-swap applications where a line card is inserted into a live backplane. The MAX5918 and MAX5919 operate down to 1V provided one of the inputs is above 2.7V. Normally, when a line card is plugged into a live backplane, the card's discharged filter capacitors provide low impedance that can momentarily cause the main power supply to collapse. The MAX5918 and MAX5919 reside either on the backplane or on the removable card to provide inrush current limiting and short-circuit protection. This is achieved by using external N-channel MOSFETs, external current-sense resistors, and two on-chip comparators. The startup period and current-limit threshold of the MAX5918/MAX5919 can be

adjusted with external resistors. Figure 1 shows the MAX5918/MAX5919 functional diagram.

The MAX5918/MAX5919 pull both PGOODs low and both external FETs off for an overcurrent condition. The MAX5918 also pulls both PGOODs low and both external FETs off (protection) for an undervoltage/overvoltage fault, whereas, the MAX5919 ONLY pulls the corresponding fault channel's PGOOD low (monitoring). When the overvoltage/undervoltage fault disappears on the MAX5919, the corresponding PGOOD automatically goes high impedance.




Figure 1. Functional Diagram

#### Startup Period

RTIM sets the duration of the startup period from 0.4ms to 50ms (see the Setting the Startup Period, RTIM section). The default startup period is fixed at 9ms when TIM is floating. The startup period begins after the following three conditions are met:

- 1) V<sub>IN1</sub> or V<sub>IN2</sub> exceeds the UVLO threshold (2.4V) for the UVLO to startup delay (37.5ms).
- 2) V<sub>ON1</sub> and V<sub>ON2</sub> exceed the ON threshold (0.875V).
- 3) The device is not latched or in its autoretry delay (see the Latched and Autoretry Overcurrent Fault Management section).

The MAX5918/MAX5919 limit the load current if an overcurrent fault occurs during startup instead of completely turning off the external MOSFETs. The slow comparator is disabled during the startup period and the load current can be limited in two ways:

- Slowly enhancing the MOSFETs by limiting the MOSFET gate-charging current.
- 2) Limiting the voltage across the external currentsense resistor.

During the startup period the gate-drive current is limited to 100µA and decreases with the increase of the gate voltage (see the Typical Operating Characteristics). This allows the controller to slowly enhance the MOSFETs. If the fast comparator detects an overcurrent, the MAX5918/MAX5919 regulate the gate voltage to ensure that the voltage across the sense resistor

VariableSpeed/BiLevel Fault Protection VariableSpeed/BiLevel fault protection incorporates two comparators with different thresholds and response times to monitor the load current (Figure 3). During the

does not exceed VSU.TH. This effectively regulates the

inrush current during startup. Figure 2 shows the start-

up waveforms. PGOOD\_ goes high impedance 0.75ms

after the startup period if no fault condition is present.

startup period, protection is provided by limiting the load current. Protection is provided in normal operation (after the startup period has expired) by discharging both MOSFET gates with a strong 3mA pulldown current in response to a fault condition. After a fault, PGOOD\_ is pulled low, the MAX5918L and MAX5919L stay latched off and the MAX5918A and MAX5919A automatically restart

#### Slow-Comparator Startup Period

The slow comparator is disabled during the startup period while the external MOSFETs are turning on. Disabling the slow comparator allows the device to ignore the higher-than-normal inrush current charging the board capacitors when a card is first plugged into a live backplane.

#### Slow-Comparator Normal Operation

After the startup period is complete, the slow comparator is enabled and the device enters normal operation. The comparator threshold voltage (VSC TH) is adjustable from 25mV to 100mV. The slow-comparator response




Figure 2. Startup Waveform




Figure 3. VariableSpeed/BiLevel Response

time decreases to a minimum of 100µs with a large overdrive voltage. Response time is 3ms for a 1mV overdrive. The variable speed response time allows the MAX5918/MAX5919 to ignore low-amplitude momentary glitches, thus increasing system noise immunity. After an extended overcurrent condition, a fault is generated, both PGOODS are pulled low and the MOSFET gates are discharged with a strong 3mA pulldown current.

#### Fast-Comparator Startup Period

During the startup period, the fast comparator regulates the gate voltage to ensure that the voltage across the sense resistor does not exceed the startup fast-comparator threshold voltage (VSU,TH), VSU,TH is scaled to two times the slow-comparator threshold (VSC,TH).

#### Fast-Comparator Normal Operation

In normal operation, if the load current reaches the fast-comparator threshold, a fault is generated, both PGOODS are pulled low, and the MOSFET gates are discharged with a strong 3mA pulldown current. This happens in the event of a serious current overload or a dead short. The fast-comparator threshold voltage (VFC,TH) is scaled to four times the slow-comparator threshold (VSC,TH). This comparator has a fast response time of 260ns (Figure 3).

#### **Undervoltage Lockout (UVLO)**

The UVLO prevents the MAX5918/MAX5919 from turning on the external MOSFETs until one input voltage exceeds the UVLO threshold (2.4V) for tD,UVLO. The MAX5918/MAX5919 use power from the higher input voltage rail for the charge pumps. This allows for more efficient charge-pump operation. The UVLO protects the external MOSFETs from an insufficient gate-drive voltage. tD,UVLO ensures that the board is fully inserted into the backplane and that the input voltages are stable. Any input voltage transient on **both** supplies below the UVLO threshold reinitiates the tD,UVLO and the startup period.

### Latched and Autoretry Overcurrent Fault Management

The MAX5918L/MAX5919L latch the external MOSFETs off when an overcurrent fault is detected. Toggling ON below 0.875V or one of the supply voltages below/above the UVLO threshold for at least 100µs clears the fault latch and reinitiates the startup period. Similarly, the MAX5918A/MAX5919A turn the external MOSFETs off when an overcurrent fault is detected, then automatically restart after the autoretry delay that is internally set to 64 times tstart. During the autoretry delay, toggling ON below 0.875V does not clear the fault latch. The autoretry can be overridden, causing

the startup period to begin immediately by toggling one of the supply voltages below/above the UVLO threshold. When toggling a supply voltage to clear a fault, remember that the supply voltage must go below and then above the UVLO threshold for at least 100µs regardless of the final value of the supply voltage.

# Output Overvoltage/Undervoltage Fault Management

The MAX5918/MAX5919 monitor the output voltages with the MON1 and MON2 window comparator inputs. These voltage monitors are enabled after the startup period. Once enabled, the voltage monitor detects a fault if VMON\_ is less than 543mV or greater than 687mV.

When the MAX5918 protection device detects an output overvoltage/undervoltage fault on either MON1 or MON2, both external MOSFET gates are discharged at 3mA and both PGOODs pull low. For the MAX5918A, the part continuously attempts to restart after each autoretry period. The part successfully restarts after the fault is removed and after waiting the autoretry period. For the MAX5918L, the GATEs are latched off until the output voltage fault is removed and the fault latch is cleared by toggling ON\_ or by cycling one of the supply voltages above/below the UVLO threshold.

When the MAX5919 monitoring device detects an output overvoltage/undervoltage fault on either MON1 or MON2, neither external MOSFET gates are affected, but the PGOOD of the channel experiencing the fault pulls low. Thus the fault is reported on the channel with the problem, but the MAX5919 does not allow an output overvoltage/undervoltage fault to disrupt operation by shutting down the channels. The MAX5919's PGOOD output immediately goes high impedance after the output overvoltage/undervoltage fault is removed.

The voltage monitors do not react to output glitches of less than 20 $\mu$ s. A capacitor from MON\_ to GND increases the effective glitch filter time. The voltage monitoring function of the MAX5918/MAX5919 can be disabled by connecting V<sub>IN1</sub> to MON1 and V<sub>IN2</sub> to MON2.

#### Status Outputs (PGOOD\_)

The status output is an open-drain output that pulls low in response to one of the following conditions:

- Overcurrent fault
- Output undervoltage/overvoltage fault

PGOOD\_ goes low when the corresponding channel is forced off (ON $_{<}$  < 0.875V) (Table 1).

**Table 1. Status Output Truth Table** 

PART	OVERCURRENT FAULT (V <sub>OUT1</sub> )	OVERCURRENT FAULT (V <sub>OUT2</sub> )	OVER/UNDER- VOLTAGE FAULT (VOUT1)	OVER/UNDER- VOLTAGE FAULT (VOUT2)	PGOOD1/ PGOOD2	GATE1/ GATE2
MAYEO10	Yes	X	Χ	Χ	LOW/LOW	OFF/OFF
MAX5918 UV/OV	X	Yes	Χ	Χ	LOW/LOW	OFF/OFF
Protection	X	X	Yes	Χ	LOW/LOW	OFF/OFF
TOLECTION	X	X	Χ	Yes	LOW/LOW	OFF/OFF
MAYEO10	Yes	X	Χ	Χ	LOW/LOW	OFF/OFF
MAX5919 UV/OV	Χ	Yes	Χ	Χ	LOW/LOW	OFF/OFF
Monitor	Χ	X	Yes	No	LOW/HIGH	ON/ON
IVIOTILOI	X	X	No	Yes	HIGH/LOW	ON/ON

## **Applications Information**

### **Component Selection**

#### N-Channel MOSFET

Select the external MOSFETs according to the application's current levels. Table 2 lists some recommended components. The MOSFET's on-resistance (RDS(ON)) should be chosen low enough to have a minimum voltage drop at full load to limit the MOSFET power dissipation. High RDS(ON) causes output ripple if there is a pulsating load. Determine the device power rating to accommodate a short-circuit condition on the board at startup and when the device is in automatic-retry mode (see the MOSFET Thermal Considerations section).

Using the MAX5918L/MAX5919L in latched mode allows the use of MOSFETs with lower power ratings. A MOSFET typically withstands single-shot pulses with higher dissipation than the specified package rating. Table 3 lists some recommended manufacturers and components.

Table 2. Recommended N-Channel MOSFETs

PART NUMBER	MANUFACTURER	DESCRIPTION
IRF7413		11m $\Omega$ , 8 SO, 30V
IRF7401	International Rectifier	22mΩ, 8 SO, 20V
IRL3502S	riccinci	6m $Ω$ , D2PAK, 20V
MMSF3300		$20m\Omega$ , 8 SO, 30V
MMSF5N02H	Motorola	$30 \text{m}\Omega$ , $8~\text{SO}$ , $20 \text{V}$
MTB60N05H		14m $\Omega$ , D <sup>2</sup> PAK, 50V
FDS6670A		$10m\Omega$ , 8 SO, 30V
NDS8426A	Fairchild	13.5m $\Omega$ , 8 SO, 20V
FDB8030L		$4.5 \text{m}\Omega$ , D <sup>2</sup> PAK, 30V

#### Sense Resistor

The slow-comparator threshold voltage is adjustable from 25mV to 100mV. Select a sense resistor that causes a drop equal to the slow-comparator threshold voltage at a current level above the maximum normal operating current. Typically, set the overload current at 1.2 to 1.5 times the full load current. The fast-comparator threshold is four times the slow-comparator threshold in normal operating mode. Choose the sense resistor power rating to be greater than (IOVERLOAD)<sup>2</sup> x VSC.TH.

#### Slow-Comparator Threshold, RLIM

The slow-comparator threshold voltage is adjustable from 25mV to 100mV, allowing designers to fine-tune the current-limit threshold for use with standard-value sense resistors. Low slow-comparator thresholds allow for increased efficiency by reducing the power dissipated by the sense resistor. Furthermore, the low 25mV slow-comparator threshold is beneficial when operating with supply rails down to 1V because it allows a small percentage of the overall output voltage to be used for current sensing. The VariableSpeed/BiLevel fault protection feature offers inherent system immunity against load transients and noise. This allows the slow-comparator threshold to be set close to the maximum normal operating level without experiencing nuisance faults. To adjust the slow-comparator threshold calculate RLIM as follows:

$$R_{LIM} = \frac{V_{TH} - 25mV}{0.25\mu A}$$

where  $V_{TH}$  is the desired slow-comparator threshold voltage.

#### Setting the Startup Period, RTIM

The startup period (t<sub>START</sub>) is adjustable from 0.4ms to 50ms. The adjustable startup period feature allows sys-

**Table 3. Component Manufacturers** 

COMPONENT	MANUFACTURER	PHONE	WEBSITE
Canaa Basistara	Dale-Vishay	402-564-3131	www.vishay.com
Sense Resistors	IRC	704-264-8861	www.irctt.com
	Fairchild	888-522-5372	www.fairchildsemi.com
MOSFETs	International Rectifier	310-233-3331	www.irf.com
	Motorola	602-244-3576	www.mot-sps.com/ppd

tems to be customized for MOSFET gate capacitance and board capacitance (CBOARD). The startup period is adjusted with the resistance connected from TIM to GND (RTIM). RTIM must be between  $4k\Omega$  and  $500k\Omega$ . The startup period has a default value of 9ms when TIM is left floating. Calculate RTIM with the following equation:

$$R_{TIM} = \frac{t_{START}}{128 \times 800pF}$$

where tSTART is the desired startup period.

#### Startup Sequence

There are two ways of completing the startup sequence. **Case A** describes a startup sequence that slowly turns on the MOSFETs by limiting the gate charge. **Case B** uses the current-limiting feature and turns on the MOSFETs as fast as possible while still preventing a high inrush current. The output voltage ramp-up time  $(t_{ON})$  is determined by the longer of the two timings, case A and case B. Set the startup timer  $t_{START}$  to be longer than  $t_{ON}$  to guarantee enough time for the output voltage to settle.




Figure 4. Operating with an External Gate Capacitor

#### Case A: Slow Turn-On (without current limit)

There are two ways to turn on the MOSFETs without reaching the fast-comparator current limit:

- If the board capacitance (CBOARD) is small, the inrush current is low.
- If the gate capacitance is high, the MOSFETs turn on slowly.

In both cases, the turn-on time is determined only by the charge required to enhance the MOSFET. The small gate-charging current of 100µA effectively limits the output voltage dV/dt. Connecting an external capacitor between GATE and GND extends turn-on time. The time required to charge/discharge a MOSFET is as follows:

$$t = \frac{C_{GATE} \times \Delta V_{GATE} + Q_{GATE}}{I_{GATE}}$$

where:

CGATE is the external gate to ground capacitance (Figure 4).

 $\Delta V_{GATE}$  is the change in gate voltage.

QGATE is the MOSFET total gate charge.

IGATE is the gate-charging/discharging current.

In this case, the inrush current depends on the MOSFET gate-to-drain capacitance (C<sub>rss</sub>) plus any additional capacitance from GATE to GND (C<sub>GATE</sub>), and on any load current (I<sub>LOAD</sub>) present during the startup period.

$$I_{INRUSH} = \frac{C_{BOARD}}{C_{rss} + C_{GATE}} \times I_{GATE} + I_{LOAD}$$

# Example: Charging and Discharging times using the Fairchild FDB7030L MOSFET

If V<sub>IN1</sub> = 5V then GATE1 charges up to 10.4V (V<sub>IN1</sub> + V<sub>DRIVE</sub>), therefore  $\Delta$ V<sub>GATE</sub> = 10.4V. The manufacturer's data sheet specifies that the FDB7030L has approximately 60nC of gate charge and C<sub>rss</sub> = 600pF. The MAX5918/MAX5919 have a 100µA gate-charging current and a 3mA strong discharging current.

 $C_{BOARD} = 6\mu F$  and the load does not draw any current during the startup period. With no gate capacitor the inrush current, charge, and discharge times are:

$$\begin{split} I_{INRUSH} &= \frac{6 \mu F}{600 p F + 0} \times 100 \mu A + 0 = 1 A \\ t_{CHARGE} &= \frac{0 \times 10.4 V + 60 n C}{100 \mu A} = 0.6 ms \\ t_{DISCHARGE} &= \frac{0 \times 10.4 V + 60 n C}{3 m A} = 0.02 ms \end{split}$$

With a 22nF gate capacitor the inrush current, charge, and discharge times are:

$$\begin{split} I_{INRUSH} = & \frac{6\mu F}{600pF + 22nF} \times 100\mu A + 0 = 26.5mA \\ t_{CHARGE} = & \frac{22nF \times 10.4V + 60nC}{100\mu A} = 2.89ms \\ t_{DISCHARGE} = & \frac{22nF \times 10.4V + 60nC}{3mA} = 0.096ms \end{split}$$

#### Case B: Fast Turn-On (with current limit)

In applications where the board capacitance (CBOARD) is high, the inrush current causes a voltage drop across RSENSE that exceeds the startup fast-comparator threshold. The fast comparator regulates the voltage across the sense resistor to VSU,TH. This effectively regulates the inrush current during startup. In this case, the current charging CBOARD can be considered constant and the turn-on time is:

$$t_{ON} = \frac{C_{BOARD} \times V_{IN} \times R_{SENSE}}{V_{SU,TH}}$$

The maximum inrush current in this case is:

$$I_{INRUSH} = \frac{V_{SU,TH}}{R_{SENSE}}$$

Figure 2 shows the waveforms and timing diagrams for a startup transient with current regulation (see *Typical Operating Characteristics*). When operating under this condition, an external gate capacitor is not required.

#### **ON Comparators**

The ON comparators control the on/off function of the MAX5918/MAX5919. ON\_ allows independent control over channel 1 and channel 2. Drive ON1 and ON2 high (> 0.875V) to enable channel 1 and channel 2, respectively. Pull ON\_ low (< 0.875V) to disable the respective channel.

#### Using the MAX5918/MAX5919 on the Backplane

Using the MAX5918/MAX5919 on the backplane allows multiple cards with different input capacitance to be inserted into the same slot even if the card does not have on-board hot-swap protection. The startup period can be triggered if IN is connected to ON through a trace on the card (Figure 5).

#### **Input Transients**

The voltage at IN1 or IN2 must be above the UVLO during inrush and fault conditions. When a short-circuit condition occurs on the board, the fast comparator trips causing the external MOSFET gates to be discharged at 3mA. The main system power supply must be able to sustain a temporary fault current, without dropping below the UVLO threshold of 2.4V, until the external MOSFET is completely off. If the main system power supply collapses below UVLO, the MAX5918/MAX5919 force the device to restart once the supply has recovered. The MOSFET is turned off in a very short time resulting in a high di/dt. The backplane delivering the power to the external card must have low inductance to minimize voltage transients caused by this high di/dt.

#### **MOSFET Thermal Considerations**

During normal operation, the external MOSFETs dissipate little power. The MOSFET RDS(ON) is low when the MOSFET is fully enhanced. The power dissipated in normal operation is  $P_D = I_{LOAD}^2 \times RDS(ON)$ . The most power dissipation occurs during the turn-on and turn-off transients when the MOSFETs are in their linear regions. Take into consideration the worst-case scenario of a continuous short-circuit fault, consider these two cases:

- 1) The single turn-on with the device latched after a fault (MAX5918L/MAX5919L)
- 2) The continuous automatic retry after a fault (MAX5918A/MAX5919A)

MOSFET manufacturers typically include the package thermal resistance from junction to ambient (R $_{ ext{BJA}}$ ) and thermal resistance from junction to case (R $_{ ext{BJC}}$ ), which determine the startup time and the retry duty cycle (d = tSTART/tSTART + tRETRY). Calculate the required transient thermal resistance with the following equation:

$$Z_{\theta JA(MAX)} \le \frac{T_{JMAX} - T_A}{V_{IN} \times I_{START}}$$

where ISTART = VSU.TH / RSENSE

#### **Layout Considerations**

To take full tracking advantage of the switch response time to an output fault condition, it is important to keep all traces as short as possible and to maximize the high-current trace dimensions to reduce the effect of undesirable parasitic inductance. Place the MAX5918/MAX5919 close to the card's connector. Use a ground plane to minimize impedance and inductance. Minimize the current-sense resistor trace length (< 10mm), and ensure accurate current sensing with Kelvin connections (Figure 6).

When the output is short circuited, the voltage drop across the external MOSFET becomes large. Hence, the power dissipation across the switch increases, as does the die temperature. An efficient way to achieve good power dissipation on a surface-mount package is to lay out two copper pads directly under the MOSFET package on both sides of the board. Connect the two pads to the ground plane through vias, and use enlarged copper mounting pads on the top side of the board (refer to the MAX5919 EV Kit).

**Chip Information** 

TRANSISTOR COUNT: 3542

PROCESS: BiCMOS

### **Selector Guide**

PART	OUTPUT UNDERVOLTAGE/OVERVOLTAGE PROTECTION/MONITOR	FAULT MANAGEMENT
MAX5918AEEE	Protection	Autoretry
MAX5918LEEE	Protection	Latched
MAX5919AEEE	Monitor	Autoretry
MAX5919LEEE	Monitor	Latched




Figure 5. Using the MAX5918/MAX5919 on a Backplane





Figure 6. Kelvin Connection for the Current-Sense Resistors


## **Typical Operating Circuit**



14 \_\_\_\_\_\_ NIXI/N

## **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.