

3 Ω , 4-/8-Channel Multiplexers in Chip Scale Package

ADG758/ADG759

FEATURES

1.8 V to 5.5 V Single Supply
±2.5 V Dual Supply
3 Ω ON Resistance
0.75 Ω ON Resistance Flatness
100 pA Leakage Currents
14 ns Switching Times
Single 8-to-1 Multiplexer ADG758
Differential 4-to-1 Multiplexer ADG759
20-Lead 4 mm × 4 mm Chip Scale Package
Low Power Consumption
TTL-/CMOS-Compatible Inputs
For Functionally Equivalent Devices in 16-Lead TSSOP
Package, See ADG708/ADG709

APPLICATIONS
Data Acquisition Systems
Communication Systems
Relay Replacement
Audio and Video Switching
Battery-Powered Systems

GENERAL DESCRIPTION


The ADG758 and ADG759 are low voltage, CMOS analog multiplexers comprising eight single channels and four differential channels, respectively. The ADG758 switches one of eight inputs (S1–S8) to a common output, D, as determined by the 3-bit binary address lines A0, A1, and A2. The ADG759 switches one of four differential inputs to a common differential output as determined by the 2-bit binary address lines A0 and A1. An EN input on both devices is used to enable or disable the device. When disabled, all channels are switched OFF.

Low power consumption and an operating supply range of 1.8 V to 5.5 V make the ADG758 and ADG759 ideal for battery-powered, portable instruments. All channels exhibit break-before-make switching action preventing momentary shorting when switching channels.

These switches are designed on an enhanced submicron process that provides low power dissipation yet gives high switching speed, very low ON resistance and leakage currents. ON resistance is in the region of a few ohms and is closely matched between switches and very flat over the full signal range. These parts can operate equally well as either multiplexers or demultiplexers and have an input signal range that extends to the supplies.

The ADG758 and ADG759 are available in 20-lead chip scale packages.

FUNCTIONAL BLOCK DIAGRAMS



PRODUCT HIGHLIGHTS

- 1. Small 20-Lead 4 mm × 4 mm Chip Scale Packages (CSP).
- 2. Single/Dual Supply Operation. The ADG758 and ADG759 are fully specified and guaranteed with 3 V and 5 V single-supply and ±2.5 V dual-supply rails.
- 3. Low R_{ON} (3 Ω Typical).
- 4. Low Power Consumption (<0.01 μW).
- 5. Guaranteed Break-Before-Make Switching Action.

Apply Apply Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its ouse no for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise

$\textbf{ADG758/ADG759} \textbf{—SPECIFICATIONS}^1 \ (\textbf{V}_{DD} = 5 \ \textbf{V} \ \pm \ 10\%, \ \textbf{V}_{SS} = 0 \ \textbf{V}, \ \textbf{GND} = 0 \ \textbf{V}, \ \textbf{unless otherwise noted.})$

	B Version -40°C			
Parameter	+25°C	to +85°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		0 V to V_{DD}	V	
ON Resistance (R _{ON})	3	DD	Ω typ	$V_{S} = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA};$
(617	4.5	5	Ω max	Test Circuit 1
ON Resistance Match Between		0.4	Ω typ	
Channels (ΔR_{ON})		0.8	Ω max	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA}$
ON Resistance Flatness (R _{FLAT(ON)})	0.75		Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA}$
(FLAT(ON))		1.2	Ω max	3 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -
LEAKAGE CURRENTS				V _{DD} = 5.5 V
Source OFF Leakage I _S (OFF)	±0.01		nA typ	$V_D = 4.5 \text{ V/1 V}, V_S = 1 \text{ V/4.5 V};$
	±0.1	± 0.3	nA max	Test Circuit 2
Drain OFF Leakage I _D (OFF)	±0.01		nA typ	$V_D = 4.5 \text{ V/1 V}, V_S = 1 \text{ V/4.5 V};$
	±0.1	± 0.75	nA max	Test Circuit 3
Channel ON Leakage ID, IS (ON)	±0.01		nA typ	$V_D = V_S = 1 \text{ V}$, or 4.5 V, Test Circuit 4
	±0.1	± 0.75	nA max	
DIGITAL INPUTS				
Input High Voltage, V _{INH}		2.4	V min	
Input Low Voltage, V _{INL}		0.8	V max	
Input Current				
I _{INL} or I _{INH}	0.005		μA typ	$V_{IN} = V_{INL}$ or V_{INH}
		± 0.1	μA max	
C _{IN} , Digital Input Capacitance	2		pF typ	
DYNAMIC CHARACTERISTICS ²				
t _{TRANSITION}	14		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$; Test Circuit
		25	ns max	$V_{S1} = 3 \text{ V/0 V}, V_{S8} = 0 \text{ V/3 V}$
Break-Before-Make Time Delay, t _D	8		ns typ	$R_L = 300 \Omega, C_L = 35 pF$
		1	ns min	$V_S = 3 V$; Test Circuit 6
t_{ON} (EN)	14		ns typ	$R_L = 300 \Omega, C_L = 35 pF$
		25	ns max	$V_S = 3 V$; Test Circuit 7
t_{OFF} (EN)	7		ns typ	$R_L = 300 \Omega, C_L = 35 pF$
		12	ns max	$V_S = 3 V$; Test Circuit 7
Charge Injection	±3		pC typ	$V_S = 2.5 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$ Test Circuit 8
Off Isolation	-60		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$
on isolation	-80		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$;
			ав сур	Test Circuit 9
Channel-to-Channel Crosstalk	-60		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 10 MHz$
	-80		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$;
2 dB Bandwidth	55		MU	Test Circuit 10
-3 dB Bandwidth	55 13		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; Test Circuit 11
$C_{\rm S}$ (OFF)	15		pF typ	f = 1 MHz
$C_{\rm D}$ (OFF)	95		nE true	f = 1 MHz
ADC750	85		pF typ	f = 1 MHz
ADG759	42		pF typ	f = 1 MHz
$C_D, C_S (ON)$	0.6			f = 1 MHz
ADG758 ADG759	96 48		pF typ pF typ	f = 1 MHz f = 1 MHz
	10		prityp	
POWER REQUIREMENTS	0.001		11 A #***	$V_{DD} = 5.5 \text{ V}$ Digital Inputs = 0 V or 5.5 V
$I_{ m DD}$	0.001	1.0	μA typ	Digital Inputs = 0 V or 5.5 V
		1.0	μA max	

NOTES

 $^{^{1}}Temperature$ range is as follows: B Version: –40 $^{\circ}C$ to +85 $^{\circ}C.$

²Guaranteed by design, not subject to production test.

$\label{eq:continuous} \textbf{SPECIFICATIONS}^{1} \ \, (v_{\text{DD}} = 3 \ \text{V} \ \pm \ 10\%, \ v_{\text{SS}} = 0 \ \text{V}, \ \text{GND} = 0 \ \text{V}, \ \text{unless otherwise noted.})$

	B Vers			
Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		$0~\mathrm{V}$ to V_{DD}	V	
ON Resistance (R _{ON})	8	DD	Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA};$
010	11	12	Ω max	Test Circuit 1
ON Resistance Match Between		0.4	Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA}$
Channels (ΔR_{ON})		1.2	Ω max	<i>DB</i> , <i>D</i>
LEAKAGE CURRENTS				$V_{\rm DD} = 3.3 \text{ V}$
Source OFF Leakage I _S (OFF)	±0.01		nA typ	$V_S = 3 \text{ V/1 V}, V_D = 1 \text{ V/3 V};$
, ,	±0.1	±0.3	nA max	Test Circuit 2
Drain OFF Leakage I _D (OFF)	±0.01		nA typ	$V_S = 3 \text{ V/1 V}, V_D = 1 \text{ V/3 V};$
	±0.1	± 0.75	nA max	Test Circuit 3
Channel ON Leakage I _D , I _S (ON)	±0.01		nA typ	$V_S = V_D = 1 \text{ V or } 3 \text{ V; Test Circuit } 4$
21 Zouringo 1 _D , 13 (21)	±0.1	±0.75	nA max	Ty vp 1 vor 5 v, 1 est entent 1
DIGITAL INPUTS				
Input High Voltage, V _{INH}		2.0	V min	
Input Low Voltage, V _{INI}		0.8	V max	
Input Current			,	
I _{INL} or I _{INH}	0.005		μA typ	$V_{IN} = V_{INL}$ or V_{INH}
TINE OF TIME	0.003	± 0.1	μA max	VIN VINL 02 VINH
C _{IN} , Digital Input Capacitance	2	_0.1	pF typ	
DYNAMIC CHARACTERISTICS ²			1 11	
t _{TRANSITION}	18		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$; Test Circuit 5
TRANSITION	10	30	ns max	$V_{S1} = 2 \text{ V/O V}, V_{S2} = 0 \text{ V/2 V}$
Break-Before-Make Time Delay, t _D	8	30	ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF$
Break Before Wake Time Belay, to		1	ns min	$V_S = 2 \text{ V}$; Test Circuit 6
t_{ON} (EN)	18	•	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
ton (211)	10	30	ns max	$V_S = 2 \text{ V}$; Test Circuit 7
t_{OFF} (EN)	8	30	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
OFF (22 V)		15	ns max	$V_S = 2 \text{ V}$; Test Circuit 7
Charge Injection	±3	13	pC typ	$V_S = 1.5 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$
Charge Injection	_3		po typ	Test Circuit 8
Off Isolation	-60		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$
	-80		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz;$
				Test Circuit 9
Channel-to-Channel Crosstalk	-60		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$
	-80		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz;$
2 dD Danderidak	5.5		MII	Test Circuit 10
-3 dB Bandwidth	55		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; Test Circuit 11
C_{S} (OFF)	13		pF typ	f = 1 MHz
C _D (OFF) ADG758	05		nE +	f = 1 MHz
	85		pF typ	f = 1 MHz f = 1 MHz
ADG759	42		pF typ	1 – 1 MITZ
$C_D, C_S(ON)$	06		nE +	f = 1 MHz
ADG758 ADG759	96 48		pF typ pF typ	f = 1 MHz f = 1 MHz
			P* 'JP	
POWER REQUIREMENTS	0.001		11 A #====	V _{DD} = 3.3 V Digital Impute = 0. V or 3.3 V
$I_{ m DD}$	0.001	1.0	μA typ	Digital Inputs = 0 V or 3.3 V
		1.0	μA max	

NOTES

¹Temperature ranges are as follows: B Version: -40°C to +85°C.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

ADG758/ADG759—SPECIFICATIONS¹

DUAL SUPPLY ($V_{DD} = +2.5 \text{ V} \pm 10\%, V_{SS} = -2.5 \text{ V} \pm 10\%, \text{ GND} = 0 \text{ V}, \text{ unless otherwise noted.}$

	B Version			
Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		V_{SS} to V_{DD}	V	
ON Resistance (R _{ON})	2.5	VSS to VDD	Ω typ	$V_S = V_{SS}$ to V_{DD} , $I_{DS} = 10$ mA;
ON Resistance (RON)	4.5	5		Test Circuit 1
OMP : W. I.B.	4.5	5	Ω max	Test Circuit I
ON Resistance Match Between		0.4	Ω typ	
Channels (ΔR_{ON})		0.8	Ω max	$V_S = V_{SS}$ to V_{DD} , $I_{DS} = 10$ mA
ON Resistance Flatness (R _{FLAT(ON)})	0.6		Ω typ	$V_S = V_{SS}$ to V_{DD} , $I_{DS} = 10$ mA
		1.0	Ω max	
LEAKAGE CURRENTS				$V_{DD} = +2.75 \text{ V}, V_{SS} = -2.75 \text{ V}$
Source OFF Leakage I _S (OFF)	±0.01		nA typ	$V_S = +2.25 \text{ V/}-1.25 \text{ V}, V_D = -1.25 \text{ V/}+2.25 \text{ V}$
	±0.1	±0.3	nA max	Test Circuit 2
Drain OFF Leakage I _D (OFF)	±0.01	_0.5	nA typ	$V_S = +2.25 \text{ V/}-1.25 \text{ V}, V_D = -1.25 \text{ V/}+2.25 \text{ V}$
Diam off Leakage in (off)	±0.1	±0.75	nA max	Test Circuit 3
Channel ON Leakage I _D , I _S (ON)	± 0.1 ± 0.01	±0.75	nA typ	$V_S = V_D = +2.25 \text{ V}/-1.25 \text{ V}$; Test Circuit 4
Chamilei ON Leakage ID, IS (ON)		10.75	J 1	$V_S - V_D - +2.23 \text{ V/-1.23 V}$, Test Circuit 4
	±0.1	±0.75	nA max	
DIGITAL INPUTS				
Input High Voltage, V _{INH}		1.7	V min	
Input Low Voltage, V _{INI}		0.7	V max	
Input Current				
I _{INL} or I _{INH}	0.005		μA typ	$V_{IN} = V_{INL}$ or V_{INH}
-INL 01 -INH	0.003	±0.1	μA max	TIN TINE OF TINE
C _{IN} , Digital Input Capacitance	2	±0.1	pF typ	
	2		prityp	
DYNAMIC CHARACTERISTICS ²				
t _{TRANSITION}	14		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$; Test Circuit 5
		25	ns max	$V_S = 1.5 \text{ V/0 V}$; Test Circuit 5
Break-Before-Make Time Delay, t _D	8		ns typ	$R_L = 300 \Omega, C_L = 35 pF$
• -		1	ns min	$V_S = 1.5 \text{ V}$; Test Circuit 6
t_{ON} (EN)	14		ns typ	$R_{L} = 300 \Omega, C_{L} = 35 \mathrm{pF}$
-01((=- 1)		25	ns max	$V_S = 1.5 \text{ V}$; Test Circuit 7
t_{OFF} (EN)	8		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
OFF (ZIV)		15	ns max	$V_S = 1.5 \text{ V}$; Test Circuit 7
Charge Injection	±3	15	pC typ	$V_S = 1.5 \text{ V}$, Test Great 7 $V_S = 0 \text{ V}$, $R_S = 0 \Omega$, $C_L = 1 \text{ nF}$;
Charge injection	1 - 5		pC typ	Test Circuit 8
Off Isolation	60		dD arm	
Oli Isolation	-60		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$
	-80		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz;$
			170	Test Circuit 9
Channel-to-Channel Crosstalk	-60		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$
	-80		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$;
				Test Circuit 10
−3 dB Bandwidth	55		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; Test Circuit 11
C_{S} (OFF)	13		pF typ	f = 1 MHz
C _D (OFF)				
ADG758	85		pF typ	f = 1 MHz
ADG759	42		pF typ	f = 1 MHz
C_D , C_S (ON)			F = -JP	
ADG758	96		pF typ	f = 1 MHz
ADG758 ADG759	48		pF typ	f = 1 MHz
	40		pr typ	
POWER REQUIREMENTS	1			$V_{\rm DD} = +2.75 \text{ V}$
$I_{ m DD}$	0.001		μA typ	Digital Inputs = 0 V or 2.75 V
		1.0	μA max	
I_{SS}	0.001		μA typ	$V_{SS} = -2.75 \text{ V}$
		1.0	μA max	Digital Inputs = 0 V or 2.75 V

NOTES

¹Temperature range is as follows: B Version: -40°C to +85°C.

²Guaranteed by design, not subject to production test.

ABSOLUTE MAXIMUM RATINGS1

 $(T_A = 25^{\circ}C, \text{ unless otherwise noted.})$

$(1_A = 25^{\circ}C, \text{ unless otherwise noted.})$
V_{DD} to V_{SS}
V_{DD} to GND0.3 V to +7 V
V_{SS} to GND +0.3 V to -3.5 V
Analog Inputs ² V_{SS} – 0.3 V to V_{DD} +0.3 V or
30 mA, Whichever Occurs First
Digital Inputs ² -0.3 V to V_{DD} +0.3 V or
30 mA, Whichever Occurs First
Peak Current, S or D 100 mA
(Pulsed at 1 ms, 10% Duty Cycle max)
Continuous Current, S or D
Operating Temperature Range
Industrial (B Version)40°C to +85°C
Storage Temperature Range65°C to +150°C
Junction Temperature 150°C

Chip Scale Package,	
θ_{JA} Thermal Impedance	°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

²Overvoltages at EN, A, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG758/ADG759 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



Table I. ADG758 Truth Table

A2	A1	A0	EN	Switch Condition
X	X	X	0	NONE
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8


X = Don't Care

Table II. ADG759 Truth Table


A1	A0	EN	ON Switch Pair
X	X	0	NONE
0	0	1	1
0	1	1	2
1	0	1	3
1	1	1	4

X = Don't Care

PIN CONFIGURATIONS



NC = NO CONNECT EXPOSED PAD TIED TO SUBSTRATE, V_{SS}



 $NC = NO \ CONNECT$ EXPOSED PAD TIED TO SUBSTRATE, V_{SS}

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADG758BCP	-40°C to +85°C	20-Lead Chip Scale Package (CSP)	CP-20
ADG759BCP	-40°C to +85°C	20-Lead Chip Scale Package (CSP)	CP-20

 $I_{INL}\left(I_{INH}\right)$

 $I_{\rm DD}$

 $\underline{I_{SS}}$

Input Current of the Digital Input


Positive Supply Current

Negative Supply Current


TERMINOLOGY

$\overline{ m V_{DD}}$	Most Positive Power Supply Potential
V_{SS}	Most Negative Power Supply in a dual-supply application. In single-supply applications, this should be tied to
	ground at the device.
GND	Ground (0 V) Reference
S	Source Terminal. May be an input or output.
D	Drain Terminal. May be an input or output.
IN	Logic Control Input
R_{ON}	Ohmic Resistance between D and S
$R_{FLAT(ON)} \\$	Flatness is defined as the difference between the maximum and minimum value of ON resistance as measured over the specified analog signal range.
I _S (OFF)	Source Leakage Current with the Switch OFF
I_D (OFF)	Drain leakage Current with the Switch OFF
$I_D, I_S (ON)$	Channel Leakage current with the Switch ON
$V_{D}(V_{S})$	Analog Voltage on Terminals D, S
C_{S} (OFF)	OFF Switch Source Capacitance. Measured with reference to ground.
C_D (OFF)	OFF Switch Drain Capacitance. Measured with reference to ground.
C_D , C_S (ON)	ON Switch Capacitance. Measured with reference to ground.
C_{IN}	Digital Input Capacitance
t _{TRANSITION}	Delay Time measured between the 50% and 90% points of the digital inputs and the switch ON condition when switching from one address state to another.
t _{ON} (EN)	Delay Time between the 50% and 90% points of the EN digital input and the switch ON condition.
t _{OFF} (EN)	Delay Time between the 50% and 90% points of the EN digital input and the switch OFF condition.
t _{OPEN}	OFF Time measured between the 80% points of both switches when switching from one address state to another.
Off Isolation	A measure of unwanted signal coupling through an OFF switch.
Crosstalk	A measure of unwanted signal which is coupled through from one channel to another as a result of parasitic capacitance.
Charge	A measure of the glitch impulse transferred from the digital input to the analog output during switching.
Injection	
On Response	The Frequency Response of the ON Switch.
On Loss	The Loss Due to the ON Resistance of the Switch
V_{INL}	Maximum Input Voltage for Logic "0"
V_{INH}	Minimum Input Voltage for Logic "1"


Typical Performance Characteristics—ADG758/ADG759




TPC 1. ON Resistance as a Function of V_D (V_S) for Single Supply




TPC 2. ON Resistance as a Function of $V_{\rm D}$ ($V_{\rm S}$) for Dual Supply




TPC 3. ON Resistance as a Function of V_D (V_S) for Different Temperatures, Single Supply




TPC 4. ON Resistance as a Function of V_D (V_S) for Different Temperatures, Single Supply




TPC 5. ON Resistance as a Function of $V_D \left(V_S \right)$ for Different Temperatures, Dual Supply




TPC 6. Leakage Currents as a Function of V_D (V_S)




TPC 7. Leakage Currents as a Function of V_D (V_S)




TPC 8. Leakage Currents as a Function of V_D (V_S)




TPC 9. Leakage Currents as a Function of Temperature




TPC 10. Leakage Currents as a Function of Temperature




TPC 11. Supply Current vs. Input Switching Frequency




TPC 12. OFF Isolation vs. Frequency



TPC 13. Crosstalk vs. Frequency




TPC 14. ON Response vs. Frequency




TPC 15. Charge Injection vs. Source Voltage


Test Circuits




Test Circuit 1. ON Resistance




Test Circuit 3. I_D (OFF)




Test Circuit 2. I_S (OFF)



Test Circuit 4. I_D (ON)




Test Circuit 5. Switching Time of Multiplexer, t_{TRANSITION}




*SIMILAR CONNECTION FOR ADG759


Test Circuit 6. Break-Before-Make Delay, t_{OPEN}



Test Circuit 7. Enable Delay, ton (EN), toff (EN)




Test Circuit 8. Charge Injection




*SIMILAR CONNECTION FOR ADG759

Test Circuit 9. OFF Isolation



Test Circuit 10. Channel-to-Channel Crosstalk



Test Circuit 11. Bandwidth


Power-Supply Sequencing

When using CMOS devices, care must be taken to ensure correct power-supply sequencing. Incorrect power-supply sequencing can result in the device being subjected to stresses beyond the maximum ratings listed in the data sheet. Digital and analog inputs should always be applied after power supplies and ground. For single-supply operation, $V_{\rm SS}$ should be tied to GND as close to the device as possible.

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

20-Lead Chip Scale Package (CP-20)



Revision History

Location	Page
Data Sheet changed from REV. 0 to REV. A.	
Edits to General Description section	1
Undata Outline Drawings	12