## MC14538B

## Dual Precision Retriggerable／Resettable Monostable Multivibrator

The MC14538B is a dual，retriggerable，resettable monostable multivibra－ tor．It may be triggered from either edge of an input pulse，and produces an accurate output pulse over a wide range of widths，the duration and accuracy of which are determined by the external timing components， $\mathrm{C}_{X}$ and $\mathrm{R}_{\mathrm{X}}$ ．
－Unlimited Rise and Fall Time Allowed on the A Trigger Input
－Pulse Width Range $=10 \mu \mathrm{~s}$ to 10 s
－Latched Trigger Inputs
－Separate Latched Reset Inputs
－3．0 Vdc to 18 Vdc Operational Limits
－Triggerable from Positive（A Input）or Negative－Going Edge（B－Input）
－Capable of Driving Two Low－power TTL Loads or One Low－power Schottky TTL Load Over the Rated Temperature Range
－Pin－for－pin Compatible with MC14528B and CD4528B（CD4098）
－Use the MC54／74HC4538A for Pulse Widths Less Than $10 \mu$ s with Supplies Up to 6 V．

MAXIMUM RATINGS＊（Voltages Referenced to $\mathrm{V}_{\text {SS }}$ ）

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | DC Supply Voltage | -0.5 to +18.0 | V |
| $\mathrm{~V}_{\text {in }}, \mathrm{V}_{\text {out }}$ | Input or Output Voltage（DC or Transient） | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{I}_{\text {in }}, \mathrm{I}_{\text {out }}$ | Input or Output Current（DC or Transient）， <br> per Pin | $\pm 10$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation，per Package $\dagger$ | 500 | mW |
| $\mathrm{~T}_{\text {stg }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature（8－Second Soldering） | 260 | ${ }^{\circ} \mathrm{C}$ |

＊Maximum Ratings are those values beyond which damage to the device may occur． $\dagger$ Temperature Derating

Plastic＂P and D／DW＂Packages：$-7.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ From $65^{\circ} \mathrm{C}$ To $125^{\circ} \mathrm{C}$
Ceramic＂L＂Packages：－ $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ From $100^{\circ} \mathrm{C}$ To $125^{\circ} \mathrm{C}$

## ONE－SHOT SELECTION GUIDE



LIMITED OPERATING VOLTAGE（2－6 V）

```
TOTAL OUTPUT PULSE WIDTH RANGE RECOMMENDED PULSE WIDTH RANGE
```

ELECTRICAL CHARACTERISTICS (Voltages Referenced to $\mathrm{V}_{\mathrm{SS}}$ )

| Characteristic | Symbol | VDD <br> Vdc | $-55^{\circ} \mathrm{C}$ |  | $25^{\circ} \mathrm{C}$ |  |  | $125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Typ \# | Max | Min | Max |  |
| Output Voltage "0" Level $V_{\text {in }}=V_{D D}$ or 0 <br> "1" Level $V_{\text {in }}=0 \text { or } V_{D D}$ | VOL | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | - | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | - | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | Vdc |
|  | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | - | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | - | Vdc |
| $\begin{aligned} & \text { Input Voltage } \\ & \begin{array}{l} \text { (VO }=4.5 \text { or } 0.5 \mathrm{Vdc}) \\ \left(\mathrm{V}_{\mathrm{O}}=9.0 \text { or } 1.0 \mathrm{Vdc}\right) \\ \left(\mathrm{V}_{\mathrm{O}}=13.5 \text { or } 1.5 \mathrm{Vdc}\right) \\ \\ \\ \left(\mathrm{V}_{\mathrm{O}}=0.5 \text { or } 4.5 \mathrm{Vdc}\right) \\ \left(\mathrm{V}_{\mathrm{O}}=1.0 \text { or } 9.0 \mathrm{Vdc}\right) \\ \left(\mathrm{V}_{\mathrm{O}}=1.5 \text { or } 13.5 \mathrm{Vdc}\right) \end{array} \end{aligned}$ | $\mathrm{V}_{\text {IL }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | - | $\begin{aligned} & 2.25 \\ & 4.50 \\ & 6.75 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | Vdc |
|  | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} 3.5 \\ 7.0 \\ 11 \end{gathered}$ | - | $\begin{aligned} & 3.5 \\ & 7.0 \\ & 11 \end{aligned}$ | $\begin{aligned} & 2.75 \\ & 5.50 \\ & 8.25 \end{aligned}$ | - | $\begin{aligned} & 3.5 \\ & 7.0 \\ & 11 \end{aligned}$ | - | Vdc |
| Output Drive Current  <br> $(\mathrm{VOH}=2.5 \mathrm{Vdc})$ Source <br> $(\mathrm{VOH}=4.6 \mathrm{Vdc})$  <br> $(\mathrm{VOH}=9.5 \mathrm{Vdc})$  <br> $(\mathrm{V} \mathrm{OH}=13.5 \mathrm{Vdc})$  | IOH | $\begin{aligned} & 5.0 \\ & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} -3.0 \\ -0.64 \\ -1.6 \\ -4.2 \end{gathered}$ | - | $\begin{gathered} -2.4 \\ -0.51 \\ -1.3 \\ -3.4 \end{gathered}$ | $\begin{gathered} -4.2 \\ -0.88 \\ -2.25 \\ -8.8 \end{gathered}$ | - | $\begin{gathered} -1.7 \\ -0.36 \\ -0.9 \\ -2.4 \end{gathered}$ | - | mAdc |
| $\begin{array}{ll} (\mathrm{VOL}=0.4 \mathrm{Vdc}) & \text { Sink } \\ (\mathrm{VOL}=0.5 \mathrm{Vdc}) & \\ (\mathrm{V} \mathrm{OL}=1.5 \mathrm{Vdc}) & \end{array}$ | ${ }^{\text {IOL}}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} \hline 0.64 \\ 1.6 \\ 4.2 \end{gathered}$ | - | $\begin{gathered} \hline 0.51 \\ 1.3 \\ 3.4 \end{gathered}$ | $\begin{gathered} 0.88 \\ 2.25 \\ 8.8 \end{gathered}$ | - | $\begin{gathered} \hline 0.36 \\ 0.9 \\ 2.4 \end{gathered}$ | - | mAdc |
| Input Current, Pin 2 or 14 | lin | 15 | - | $\pm 0.05$ | - | $\pm 0.00001$ | $\pm 0.05$ | - | $\pm 0.5$ | $\mu \mathrm{Adc}$ |
| Input Current, Other Inputs | lin | 15 | - | $\pm 0.1$ | - | $\pm 0.00001$ | $\pm 0.1$ | - | $\pm 1.0$ | $\mu \mathrm{Adc}$ |
| Input Capacitance, Pin 2 or 14 | $\mathrm{C}_{\text {in }}$ | - | - | - | - | 25 | - | - | - | pF |
| Input Capacitance, Other Inputs $\left(\mathrm{V}_{\text {in }}=0\right)$ | $\mathrm{C}_{\text {in }}$ | - | - | - | - | 5.0 | 7.5 | - | - | pF |
| $\begin{aligned} & \hline \text { Quiescent Current } \\ & \text { (Per Package) } \\ & \mathrm{Q}=\text { Low, } \overline{\mathrm{Q}}=\text { High } \end{aligned}$ | IDD | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 20 \end{aligned}$ | - | $\begin{aligned} & \hline 0.005 \\ & 0.010 \\ & 0.015 \end{aligned}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 20 \end{aligned}$ | - | $\begin{aligned} & 150 \\ & 300 \\ & 600 \end{aligned}$ | $\mu \mathrm{Adc}$ |
| Quiescent Current, Active State (Both) (Per Package) $\mathrm{Q}=$ High, $\overline{\mathrm{Q}}=$ Low | IDD | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 2.0 \\ & 2.0 \\ & 2.0 \end{aligned}$ | - | $\begin{aligned} & 0.04 \\ & 0.08 \\ & 0.13 \end{aligned}$ | $\begin{aligned} & 0.20 \\ & 0.45 \\ & 0.70 \end{aligned}$ | - | $\begin{aligned} & 2.0 \\ & 2.0 \\ & 2.0 \end{aligned}$ | mAdc |
| **Total Supply Current at an external load capacitance ( $\mathrm{C}_{\mathrm{L}}$ ) and at external timing network ( $\mathrm{RX}_{\mathrm{X}}, \mathrm{C}_{\mathrm{X}}$ ) | ${ }^{1} \mathrm{~T}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \end{aligned}$ |  | $\begin{aligned} & \mathrm{I}_{\mathrm{T}}=(3.5) \\ & \mathrm{T}=(8.0) \\ & \mathrm{I}=(1.25 \\ & \text { where: } \end{aligned}$ | $\begin{aligned} & 10^{-2} \mathrm{R}^{2} \\ & \left.10^{-2}\right) \\ & \left.\times 10^{-1}\right) \\ & \mathrm{T} \text { in } \mu(\mathrm{A} \\ & \mathrm{x} \text { in } \mu \mathrm{F}, \\ & \text { in } \mathrm{Hz} \text { is } \end{aligned}$ | ne monosta <br> $\mathrm{C}_{\mathrm{L}}$ in $\mathrm{pF}, \mathrm{R}_{\mathrm{X}}$ <br> e input freq | $\begin{aligned} & 1 \times 10^{-} \\ & +2 \times 10^{-} \\ & \times f+3 \times 1 \\ & \text { le switch } \\ & \text { n k ohms } \\ & \text { ency. } \end{aligned}$ |  |  | $\mu \mathrm{Adc}$ |

\#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
** The formulas given are for the typical characteristics only at $25^{\circ} \mathrm{C}$.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, $\mathrm{V}_{\text {in }}$ and $\mathrm{V}_{\text {out }}$ should be constrained to the range $\mathrm{V}_{\mathbf{S S}} \leq\left(\mathrm{V}_{\text {in }}\right.$ or $\left.\mathrm{V}_{\text {out }}\right) \leq \mathrm{V}_{\text {DD }}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either $V_{S S}$ or $V_{D D}$ ). Unused outputs must be left open.

SWITCHING CHARACTERISTICS* $\left(C_{L}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| Characteristic | Symbol | $\begin{aligned} & \text { VDD } \\ & \text { Vdc } \end{aligned}$ | All Types |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ \# | Max |  |
| $\begin{aligned} & \text { Output Rise Time } \\ & \text { t } \mathrm{TLH}=(1.35 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+33 \mathrm{~ns} \\ & \text { t } \mathrm{TLH}=(0.60 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+20 \mathrm{~ns} \\ & \text { t } \mathrm{TLH}=(0.40 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+20 \mathrm{~ns} \end{aligned}$ | tTLH | $\begin{gathered} 5.0 \\ 10 \\ 15 \end{gathered}$ | - | $\begin{gathered} 100 \\ 50 \\ 40 \end{gathered}$ | $\begin{aligned} & 200 \\ & 100 \\ & 80 \end{aligned}$ | ns |
| $\begin{aligned} & \text { Output Fall Time } \\ & \text { t } T H L=(1.35 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+33 \mathrm{~ns} \\ & \text { t } \mathrm{THL}=(0.60 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+20 \mathrm{~ns} \\ & \text { t } \mathrm{THL}=(0.40 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+20 \mathrm{~ns} \end{aligned}$ | ${ }_{\text {t }}$ HL | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{gathered} 100 \\ 50 \\ 40 \end{gathered}$ | $\begin{gathered} 200 \\ 100 \\ 80 \end{gathered}$ | ns |
| ```Propagation Delay Time A or B to Q or \overline{Q} tPLH, tPHL = (0.90 ns/pF) CL + 255 ns tPLH, tPHL = (0.36 ns/pF) CL + 132 ns tPLH, tPHL = (0.26 ns/pF) CL + 87 ns``` | $\begin{aligned} & \text { tPLH, } \\ & \text { tPHL } \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 300 \\ & 150 \\ & 100 \end{aligned}$ | $\begin{aligned} & 600 \\ & 300 \\ & 220 \end{aligned}$ | ns |
| ```Reset to Q or \overline{Q} tPLH, tPHL = (0.90 ns/pF) CL + 205 ns tPLH, tPHL = (0.36 ns/pF) CL + 107 ns tPLH, tPHL = (0.26 ns/pF) CL + 82 ns``` |  | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{gathered} 250 \\ 125 \\ 95 \end{gathered}$ | $\begin{aligned} & 500 \\ & 250 \\ & 190 \end{aligned}$ | ns |
| Input Rise and Fall Times Reset | $t_{r}, t_{f}$ | $\begin{gathered} \hline 5 \\ 10 \\ 15 \end{gathered}$ | - | - | $\begin{gathered} \hline 15 \\ 5 \\ 4 \end{gathered}$ | $\mu \mathrm{s}$ |
| B Input |  | $\begin{gathered} \hline 5 \\ 10 \\ 15 \end{gathered}$ | - | $\begin{aligned} & 300 \\ & 1.2 \\ & 0.4 \end{aligned}$ | $\begin{gathered} \hline 1.0 \\ 0.1 \\ 0.05 \end{gathered}$ | ms |
| A Input |  | $\begin{gathered} 5 \\ 10 \\ 15 \end{gathered}$ | No Limit |  |  | - |
| Input Pulse Width A, B, or Reset | tWH, tWL | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} 170 \\ 90 \\ 80 \end{gathered}$ | $\begin{aligned} & 85 \\ & 45 \\ & 40 \end{aligned}$ | - | ns |
| Retrigger Time | trr | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | - | - | ns |
| Output Pulse Width — Q or $\overline{\mathrm{Q}}$ Refer to Figures 8 and 9 $C_{X}=0.002 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{X}}=100 \mathrm{k} \Omega$ | T | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & 198 \\ & 200 \\ & 202 \end{aligned}$ | $\begin{aligned} & 210 \\ & 212 \\ & 214 \end{aligned}$ | $\begin{aligned} & 230 \\ & 232 \\ & 234 \end{aligned}$ | $\mu \mathrm{S}$ |
| $C_{X}=0.1 \mu \mathrm{~F}, \mathrm{RX}=100 \mathrm{k} \Omega$ |  | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & 9.3 \\ & 9.4 \\ & 9.5 \end{aligned}$ | $\begin{gathered} 9.86 \\ 10 \\ 10.14 \end{gathered}$ | $\begin{aligned} & \hline 10.5 \\ & 10.6 \\ & 10.7 \end{aligned}$ | ms |
| $C_{X}=10 \mu \mathrm{~F}, \mathrm{RX}=100 \mathrm{k} \Omega$ |  | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & 0.91 \\ & 0.92 \\ & 0.93 \end{aligned}$ | $\begin{gathered} \hline 0.965 \\ 0.98 \\ 0.99 \end{gathered}$ | $\begin{aligned} & 1.03 \\ & 1.04 \\ & 1.06 \end{aligned}$ | s |
| Pulse Width Match between circuits in the same package. $C_{X}=0.1 \mu \mathrm{~F}, \mathrm{RX}=100 \mathrm{k} \Omega$ | $\begin{gathered} 100 \\ {\left[\left(T_{1}-T_{2}\right) / T_{1}\right]} \end{gathered}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & \pm 1.0 \\ & \pm 1.0 \\ & \pm 1.0 \end{aligned}$ | $\begin{aligned} & \pm 5.0 \\ & \pm 5.0 \\ & \pm 5.0 \end{aligned}$ | \% |

*The formulas given are for the typical characteristics only at $25^{\circ} \mathrm{C}$.
\#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
OPERATING CONDITIONS

| External Timing Resistance | $\mathrm{R}_{\mathrm{X}}$ | - | 5.0 | - |  | $\mathrm{k} \Omega$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| External Timing Capacitance | $\mathrm{CX}_{X}$ | - | 0 | - | No <br> Limit $\dagger$ | $\mu \mathrm{F}$ |

* The maximum usable resistance $R_{X}$ is a function of the leakage of the capacitor $C_{X}$, leakage of the MC14538B, and leakage due to board layout and surface resistance. Susceptibility to externally induced noise signals may occur for $\mathrm{RX}_{X}>1 \mathrm{M} \Omega$.
$\dagger$ If $\mathrm{C}_{\mathrm{X}}>15 \mu \mathrm{~F}$, use discharge protection diode per Fig. 11.


Figure 1. Logic Diagram
(1/2 of Devlce Shown)


Figure 2. Power Dissipation Test Circuit and Waveforms


Figure 3. Switching Test Circuit


Figure 4．Switching Test Waveforms


Figure 5．Typical Normalized Distribution of Units for Output Pulse Width



Figure 6．Typical Pulse Width Variation as a Function of Supply Voltage VDD

FUNCTION TABLE

| Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: |
| Reset | A | B | Q | $\overline{\mathbf{Q}}$ |
| H | ノ | H | 几 | 士 |
| H | L | ר | 几 | Ч |
| H | $\bigcirc \checkmark$ | L | Not Triggered Not Triggered |  |
| H | H | S |  |  |
| H | L，H，乙 | H | Not Triggered <br> Not Triggered |  |
| H | L | L，H，$\quad$－ |  |  |
| L | X | X | L | H |
| $\urcorner \sim$ | X | X | Not Triggered |  |

Figure 7．Typical Total Supply Current versus Output Duty Cycle


THEORY OF OPERATION


Figure 10. Timing Operation

## TRIGGER OPERATION

The block diagram of the MC14538B is shown in Figure 1, with circuit operation following.

As shown in Figure 1 and 10, before an input trigger occurs, the monostable is in the quiescent state with the Q output low, and the timing capacitor $\mathrm{CX}_{X}$ completely charged to $V_{D D}$. When the trigger input $A$ goes from $V_{S S}$ to $V_{D D}$ (while inputs B and Reset are held to $\mathrm{V}_{\mathrm{DD}}$ ) a valid trigger is recognized, which turns on comparator C1 and N-channel transistor N1 (1). At the same time the output latch is set. With transistor N1 on, the capacitor $\mathrm{C}_{\mathrm{X}}$ rapidly discharges toward $\mathrm{V}_{\text {SS }}$ until $\mathrm{V}_{\text {ref1 }}$ is reached. At this point the output of comparator C 1 changes state and transistor N 1 turns off. Comparator C1 then turns off while at the same time
comparator C2 turns on. With transistor N1 off, the capacitor $\mathrm{C}_{X}$ begins to charge through the timing resistor, $\mathrm{R}_{\mathrm{X}}$, toward VDD. When the voltage across $C_{X}$ equals $V_{\text {ref }}$ 2, comparator C2 changes state, causing the output latch to reset (Q goes low) while at the same time disabling comparator C2 (2). This ends at the timing cycle with the monostable in the quiescent state, waiting for the next trigger.

In the quiescent state, $\mathrm{C}_{\mathrm{X}}$ is fully charged to $\mathrm{V}_{\mathrm{DD}}$ causing the current through resistor RX to be zero. Both comparators are "off" with total device current due only to reverse junction leakages. An added feature of the MC14538B is that the output latch is set via the input trigger without regard to the capacitor voltage. Thus, propagation delay from trigger to Q is independent of the value of $\mathrm{C}_{X}, \mathrm{R}_{X}$, or the duty cycle of the input waveform.

## RETRIGGER OPERATION

The MC14538B is retriggered if a valid trigger occurs (3) followed by another valid trigger (4) before the Q output has returned to the quiescent (zero) state. Any retrigger, after the timing node voltage at pin 2 or 14 has begun to rise from $\mathrm{V}_{\text {ref } 1}$, but has not yet reached $\mathrm{V}_{\text {ref } 2}$, will cause an increase in output pulse width T . When a valid retrigger is initiated (4), the voltage at $C_{X} / R_{X}$ will again drop to $V_{\text {ref }} 1$ before progressing along the RC charging curve toward $V_{D D}$. The $Q$ output will remain high until time T , after the last valid retrigger.

## RESET OPERATION

The MC14538B may be reset during the generation of the output pulse. In the reset mode of operation, an input pulse on Reset sets the reset latch and causes the capacitor to be fast charged to VDD by turning on transistor P1 (5). When the voltage on the capacitor reaches $\mathrm{V}_{\text {ref }}$ 2, the reset latch will clear, and will then be ready to accept another pulse. It the Reset input is held low, any trigger inputs that occur will be inhibited and the Q and $\overline{\mathrm{Q}}$ outputs of the output latch will not
change. Since the Q output is reset when an input low level is detected on the Reset input, the output pulse $T$ can be made significantly shorter than the minimum pulse width specification.

## POWER-DOWN CONSIDERATIONS

Large capacitance values can cause problems due to the large amount of energy stored. When a system containing the MC14538B is powered down, the capacitor voltage may discharge from VDD through the standard protection diodes at pin 2 or 14. Current through the protection diodes should be limited to 10 mA and therefore the discharge time of the $V_{D D}$ supply must not be faster than (VDD). (C)/(10 mA). For example, if $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ and $\mathrm{C}_{\mathrm{X}}=10 \mu \mathrm{~F}$, the $\mathrm{V}_{\mathrm{DD}}$ supply should discharge no faster than $(10 \mathrm{~V}) \times(10 \mu \mathrm{~F}) /(10 \mathrm{~mA})=$ 10 ms . This is normally not a problem since power supplies are heavily filtered and cannot discharge at this rate.

When a more rapid decrease of VDD to zero volts occurs, the MC14538B can sustain damage. To avoid this possibility use an external clamping diode, $\mathrm{DX}_{\mathrm{X}}$, connected as shown in Fig. 11.


Figure 11. Use of a Diode to Limit Power Down Current Surge


## TYPICAL APPLICATIONS



Figure 14. Connection of Unused Sections

## OUTLINE DIMENSIONS



## OUTLINE DIMENSIONS

## DW SUFFIX PLASTIC SOIC PACKAGE <br> CASE 751G-02

ISSUE A


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANS Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 ( 0.006 ) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 ( 0.005 ) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

|  | MILLIMETERS |  | INCHES |  |
| :---: | ---: | ---: | ---: | ---: |
| DIM | MIN | MAX | MIN | MAX |
| A | 10.15 | 10.45 | 0.400 | 0.411 |
| B | 7.40 | 7.60 | 0.292 | 0.299 |
| C | 2.35 | 2.65 | 0.093 | 0.104 |
| D | 0.35 | 0.49 | 0.014 | 0.019 |
| F | 0.50 | 0.90 | 0.020 | 0.035 |
| G | 1.27 | BSC | 0.050 |  |
| BSC |  |  |  |  |
| J | 0.25 | 0.32 | 0.010 | 0.012 |
| K | 0.10 | 0.25 | 0.004 | 0.009 |
| M | $0^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $7^{\circ}$ |
| P | 10.05 | 10.55 | 0.395 | 0.415 |
| R | 0.25 | 0.75 | 0.010 | 0.029 |

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and. d . are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:
USA/EUROPE/Locations Not Listed: Motorola Literature Distribution;
P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609
INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

