19-1496; Rev 0; 6/99

Serially Controlled, Triple 3x2 Audio/Video Crosspoint Switches

General Description

The MAX4548/MAX4549 serial-interface, programmable, triple 3x2 audio/video crosspoint switches are ideal for multimedia applications. The devices include three crosspoint switch matrices, each containing three inputs and two outputs. To improve off-isolation, each switch matrix has a shunt input and each output is selectively programmable for clickless or regular-mode operation. A selectable set of internal resistive voltage dividers supplies DC bias for each output when using AC-coupled inputs. To improve crosstalk, the voltage dividers include four externally accessible bypass points.

The MAX4548/MAX4549 feature 35Ω max on-resistance, 7Ω on-resistance matching between channels, 5Ω on-resistance flatness, and 0.07% total harmonic distortion (THD). Additionally, they feature off-isolation of -85dB at 20kHz and -72dB at 10MHz, with crosstalk of -85dB at 20kHz and -55dB at 10MHz. The MAX4548 uses a 2-wire I²C[™]-compatible serial interface, while the MAX4549 uses a 3-wire SPI™/QSPI™/MICROWIRE™compatible serial interface. These parts are available in 36-pin SSOP packages and are specified for the extended (-40°C to +85°C) operating range.

Applications

Set-Top Boxes PC Multimedia Boards Video Conferencing Systems High-End Audio Systems Security Systems

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX4548EAX	-40°C to +85°C	36 SSOP
MAX4549EAX	-40°C to +85°C	36 SSOP

Functional Diagram appears at end of data sheet.

MIXIVE


SPI and QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor Corp. is a trademark of Philips Corp.

Features

*MAX4548/MAX454*9

- Selectable Soft-Switching Mode for "Clickless" **Audio Operation**
- 22Ω Typical On-Resistance (+5V Supply)
- **♦** 5Ω Typical On-Resistance Matching Between Channels
- ♦ 2Ω Typical On-Resistance Flatness
- **♦** Audio Performance
 - -85dB Off-Isolation at 20kHz
 - -85dB Crosstalk at 20kHz
 - 0.07% THD with 600Ω Load
- ♦ Video Performance
 - -72dB Off-Isolation at 10MHz
 - -55dB Crosstalk at 10MHz
- **♦** Serial Interface
 - 2-Wire I²C-Compatible (MAX4548)
 - 3-Wire SPI/QSPI/MICROWIRE-Compatible (MAX4549)
- ♦ Single-Supply Operation from +2.7V to +5.5V

Pin Configuration



Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

V+ to GND	0.3V to +6V
NO, S_, MID_, BYP, COM, CBIAS	SL,
ABIASL, CBIASH, ABIASH, DOUT to	GND
(Note 1)	0.3V to $(V + + 0.3V)$
CS, A0, A1, SDA, SCL, DIN,	
SCLK to GND	0.3V to +6V
Continuous Current into Any Terminal	±20mA

Peak Current, NO, S_, COM
(pulsed at 1ms, 10% duty cycle max)±40mA
Continuous Power Dissipation ($T_A = +70$ °C)
36-Pin SSOP (derate 11.8mW/°C above +70°C)941mW
Operating Temperature Range40°C to+85°C
Storage Temperature Range65°C to+150°C
Lead Temperature (soldering, 10sec)+300°C
· · · · · · · · · · · · · · · · · · ·

Note 1: Signals on NO_ _, S_, or COM_ _ exceeding V+ or GND are clamped by internal diodes. Limit forward diode current to maximum rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—Single +5V Supply

 $(V + = +5V \pm 5\%, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25$ °C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
ANALOG SWITCHES				'			
Analog Signal Range (Note 3)	V _{NO} , V _{COM} , V _{S_}			0		V+	V
On-Resistance	Ron	I _{COM_} = 4mA, V _{NO_} or V _S = 3V,	$T_A = +25^{\circ}C$		22	35	Ω
OH-RESISIANCE	KON	$V_{+} = 4.75V$	$T_A = T_{MIN}$ to T_{MAX}			45	22
COM_ to NO_ or S_ On-Resistance Match	ADou	I _{COM} = 4mA,	T _A = +25°C		5	7	Ω
Between Channels (Note 4)	ΔRON	V_{NO} or $V_{S} = 3V$, $V_{+} = 4.75V$	TA = TMIN to TMAX			8	1 12
COM_ to NO_ or S_ On-Resistance Flatness	D=: +=	I _{COM} = 4mA;	T _A = +25°C		2	5	0
(Note 5)	R _{FLAT}	$V + = 4.75V; V_{NO}_{-}$ or $V_{S}_{-} = 1V, 2V, 3V$	TA = TMIN to TMAX			7	Ω
NO_ or S_ Off-Leakage	1 ()	V _{NO_} or V _{S_} = 4.5V, 1V; V _{COM_} = 1V, 4.5V; V+ = 5.25V	T _A = +25°C	-2	0.04	2	nA
Current (Note 6)	INO(OFF)		TA = TMIN to TMAX	-10		10	
COM Off-Leakage	1	V_{NO} or $V_{S} = 4.5V$,	T _A = +25°C	-2	0.04	2	12 A
Current (Note 6)	COM_ (OFF)	$1V; V_{COM} = 1V,$ $4.5V; V_{+} = 5.25V$	TA = TMIN to TMAX	-10		10	- nA
COMOn-Leakage	ICOM(ON)	V_{NO} or V_{S} = 4.5V, 1V, or floating;	T _A = +25°C	-2	0.04	2	nA
Current (Note 6)	TCOM(ON)	$V_{COM} = 4.5V, 1V;$ $V_{+} = 5.25V$	$T_A = T_{MIN}$ to T_{MAX}	-10		10	
AUDIO PERFORMANCE							
Total Harmonic Distortion	THD+N	$f_{IN} = 1kHz$, V_{NO}_{-} or $V_{S}_{-} = 1V_{RMS} +$	$R_L = 600\Omega$		0.07		%
plus Noise	TIID+N	2.5V _{DC}	$R_L = 10k\Omega$		0.006		70
Off-Isolation (Note 7)	VISO(A)	$V_{NO_} = 1V_{RMS}$, $f_{IN} = 20kHz$, $R_L = 600\Omega$, $S_= GND$, shunt switch on or off			-85		dB
Channel-to-Channel Crosstalk	V _{CT(A)}	$V_{NO_} = 1V_{RMS}$, f_{IN} $R_L = R_S = 600\Omega$	= 20kHz,		-85		dB

ELECTRICAL CHARACTERISTICS—Single +5V Supply (continued)

 $(V + = +5V \pm 5\%, T_A = T_{MIN})$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25$ °C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
VIDEO PERFORMANCE	'							
Off-Isolation (Note 7)	Vicean	V_{NO} or V_{S} = $1V_{RM}$ f_{IN} = $10MHz$, R_{I} = 50		Shunt switch on		-72		dB
OII-ISOIdtioi1 (Note 7)	V _{ISO(V)}	$R_S = 50\Omega$, $S_{\perp} = GND$	52,	Shunt switch off		-62		ив
Channel-to-Channel Crosstalk	V _{CT(V)}	V_{NO} or $V_{S} = 0.5V_{F}$ $f_{IN} = 10MHz$, $R_{L} = 50$		= 50Ω,		-55		dB
-3dB Bandwidth	BW	$R_S = 50\Omega$, $R_L = 50\Omega$				250		MHz
Off-Capacitance	Coff(NO)	f = 1MHz				10		pF
DYNAMIC TIMING WITH CLICK	LESS MOD	E DISABLED (Note 8, F	igure 1)				•
Turn-On Time	t	V_{NO}_{o} or $V_{S}_{o} = 2.5V$,	T _A = -	+25°C		200	400	nc
rum-on nine	tonsd	$R_L = 5k\Omega$, $C_L = 35pF$	T _A = -	T _{MIN} to T _{MAX}			500	ns
Turn-Off Time	to====	V_{NO} or V_{S} = 2.5V,	T _A = ·	+25°C		100	200	nc
Turr-Oil Time	toffsd	$R_L = 300\Omega,$ $C_L = 35pF$		T _{MIN} to T _{MAX}			250	ns
Break-Before-Make Time	t _{BBM}	V_{NO}_{-} or $V_{S}_{-} = 2.5V$			10	50		ns
DYNAMIC TIMING WITH CLICK	LESS MOD	E ENABLED (Note 8, F	igure 1)				
Turn-On Time	tonse	V_{NO} or V_{S} = 2.5V, T_{A} = +25°C	R _L = 51	$k\Omega$, $C_L = 35pF$,		12		ms
Turn-Off Time	toffse	V _{NO} or V _{S_} = 2.5V, I T _A = +25°C	RL = 30	0Ω , $C_L = 35pF$,		3		ms
BIAS NETWORKS				1				
Bias Network Resistance	R _{BIAS}					110		kΩ
POWER SUPPLIES	•			1				
Supply Voltage Range	V+				2.7		5.5	V
Supply Current (Note 9)	I+	All logic inputs = GNI	or V+			6	10	μΑ

ELECTRICAL CHARACTERISTICS—Single +3V Supply

(V+ = +3V ±10%, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)

PARAMETER	SYMBOL	CON	CONDITIONS		TYP	MAX	UNITS
ANALOG SWITCHES	1						
Analog Signal Range (Note 3)	V _{NO} , V _{COM} , V _{S_}			0		V+	V
On Desistance	Davi	V _{NO_} or V _S = 1V,	T _A = +25°C		40	60	0
On-Resistance	Ron		$T_A = T_{MIN}$ to T_{MAX}			80	Ω
COM_ to NO_ or S_ On-Resistance Match	ΔR _{ON}	I _{COM} _ = 4mA, V _{NO} _ or V _S = 1V,	T _A = +25°C		5	7	Ω
Between Channels (Note 4)	ARON	$V_{NO} = 01 V_{S} = 1V$, $V_{+} = 2.7V$	TA = TMIN to TMAX			8	. 52
COM_ to NO_ or S_ On-Resistance Flatness	RFLAT	I _{COM} = 4mA; V+ = 2.7V;	T _A = +25°C		3	6	Ω
(Note 5)	NELAI	$V_{NO} = 1V, 1.5V, 2V$	TA = TMIN to TMAX			8	1 22



ELECTRICAL CHARACTERISTICS—Single +3V Supply (continued)

 $(V + = +3V \pm 10\%, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25$ °C.) (Note 2)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
NO_ or S_ Off-Leakage		V_{NO} or $V_{S} = 3V$,	T _A = +25°C	-2	0.04	2	0
Current (Notes 6, 10)	INO(OFF)	$0.5V$; $V_{COM}_{-} = 0.5V$, $3V$; $V_{+} = 3.6V$	TA = TMIN to TMAX	-10		10	- nA
COM _ Off-Leakage		V_{NO} or $V_{S} = 3V$,	T _A = +25°C	-2	0.04	2	A
Current (Notes 6, 10)	ICOM(OFF)	$0.5V$; V_{COM} = $0.5V$, $3V$; $V_{+} = 3.6V$	TA = TMIN to TMAX	-10		10	· nA
COM _ On-Leakage	ICOM(ON)	V_{NO} or V_{S} = 0.5V, 3V, or floating;	T _A = +25°C	-2	0.04	2	nA
Current (Notes 6, 10)	00112 =(014)	$V_{COM}_{-} = 0.5V, 3V;$ $V_{+} = 3.6V$	TA = TMIN to TMAX	-10		10	
AUDIO PERFORMANCE			1				ı
Total Harmonic Distortion	THD+N	f _{IN} = 1kHz, V _{NO}	$R_L = 600\Omega$		0.1		%
plus Noise	I UD+N	or $V_{S_{-}} = 1.5V_{DC} + 0.5V_{RMS}$	$R_L = 10\Omega$		0.01		70
Off-Isolation (Note 7)	VISO(A)	$V_{NO}_{-} = 0.5V_{RMS}$, f_{IN} $R_{L} = 600\Omega$, $S_{-} = GND$, shunt switch on or off			-85		dB
Channel-to-Channel Crosstalk	V _{CT} (A)	$V_{NO}_{-} = 0.5V_{RMS}$, f_{IN} $R_{L} = 600k\Omega$, $R_{S} = 600s$			-85		dB
VIDEO PERFORMANCE							
Off-Isolation (Note 7)	V _{ISO(V)}	V_{NO} or V_{S} = 0.5 V_{RMS} ,	Shunt switch on		-72		dB
on isolation (Note 1)	130(1)	$f_{IN} = 10MHz$, $R_L = 50\Omega$, $R_S = 50\Omega$	Shunt switch off	-62			ab.
Channel-to-Channel Crosstalk	V _{CT(V)}	V_{NO} or V_{S} = 0.5 V_{RN} R_{S} = 50 Ω , f_{IN} = 10MHz			-55		dB
-3dB Bandwidth	BW	$R_S = 50\Omega$, $R_L = 50\Omega$			200		MHz
Off-Capacitance	C _{OFF} (NO)	f = 1MHz			10		pF
DYNAMIC TIMING WITH CLIC	KLESS MOD	E DISABLED (Notes 8 a	nd 12, Figure 1)				
Turn-On Time	tonsd	$V_{NO}_{o} = 1.5V$	T _A = +25°C		400	800	ns
Turr-On time	IONSD	$R_L = 5k\Omega$, $C_L = 35pF$	$T_A = T_{MIN}$ to T_{MAX}			1000	113
Turn Off Time	to====	V_{NO} or $V_{S} = 1.5V$,	T _A = +25°C		200	350	nc
Turn-Off Time toffsc		$R_L = 300\Omega$, $C_L = 35pF$	$T_A = T_{MIN}$ to T_{MAX}			500 ns	
Break-Before-Make Time	t _{BBM}	V_{NO}_{-} or $V_{S}_{-} = 1.5V$		10	100		ns
DYNAMIC TIMING WITH CLIC	KLESS MOD	E ENABLED (Notes 8 ar	nd 12, Figure 1)				
Turn-On Time	tonse	$V_{NO_{-}}$ or $V_{S_{-}} = 1.5V$, F	$R_L = 5k\Omega$, $C_L = 35pF$		12		ms
Turn-Off Time	toffse	V_{NO} or V_{S} = 1.5V, F	$R_L = 300\Omega$, $C_L = 35pF$		3		ms
BIAS NETWORK	•			•			•
Bias Network Resistance	R _{BIAS}				110		kΩ

I/O INTERFACE CHARACTERISTICS

 $(V + = +2.7V \text{ to } +5.25V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL INPUTS (SCLK, DIN,	CS, SCL, SD	A, A0, A1)	·			
Input Low Voltage	VIL	V+ = 5V			0.8	V
Input Low Voltage	VIL.	V+=3V			0.6	v
Input High Voltage	VIH	V+ = 5V	3			V
при нідп уопаде	VIH	V+=3V	2]
Input Hysteresis	VHYST			0.2		V
Input Leakage Current	ILEAK	Digital inputs = GND or V+	-1	0.001	1	μA
Input Capacitance	CIN	f = 1MHz		5		pF
DIGITAL OUTPUTS (DOUT, SE	A)		•			
Output Low Voltage	Vol	I _{SINK} = 6mA			0.4	V
DOUT Output High Voltage	VoH	ISOURCE = 0.5mA	V+ - 0.5			V

2-WIRE TIMING CHARACTERISTICS (Figure 3)

 $(V + = +2.7V \text{ to } +5.25V, f_{SCL} = 100kHz, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.})$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCI Clask Fraguency	f	V+ = 4.75V to 5.25V	0		400	kHz
SCL Clock Frequency	f _{SCL}	V+ = 2.7V to 5.25V	0		100	KHZ
Bus-Free Time between Stop and Start Condition	tBUF		4.7			μs
Hold Time After Start Condition	t _{HD:STA}		4			μs
Pulse Width of Suppressed Spike (Note 3)			0		50	ns
STOP Condition Setup Time	tsu:sto		4			μs
Data Hold Time	thd:dat		0			μs
Data Setup Time	tsu:dat		250			ns
Clock Low Period	tLOW		4.7			μs
Clock High Period	tHIGH		4			μs
SCL/SDA Rise Time (Note 11)	t _R		20 + 0.1C _b		300	ns
SCL/SDA Fall Time (Note 11)	t _F		20 + 0.01C _b		300	ns

3-WIRE TIMING CHARACTERISTICS (Figure 5)


 $(V + = +2.7V \text{ to } +5.25V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.})$


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Frequency	for	V+ = 4.75V to 5.25V	0		10	MHz
Operating Frequency	fop	V+ = 2.7V to 5.25V	0		2.1	IVITIZ
DIN to SCLK Setup	t _{DS}		100			ns
DIN to SCLK Hold	t _{DH}		0			ns
SCLK Fall to Output Data Valid	t _{DO}	C _{LOAD} = 50pF			200	ns
CS to SCLK Rise Setup	tcss		100			ns
CS to SCLK Rise Hold	tcsh		0			ns
CS Pulse Width High	tcsw		40			ns
SCLK Pulse Width High	tch		200			ns
SCLK Pulse Width Low	t _{CL}		200			ns
Rise Time (SCLK, DIN, CS)	t _R				2	μs
Fall Time (SCLK, DIN, CS)	t _F				2	μs


- Note 2: The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.
- Note 3: Guaranteed by design. Not subject to production testing.
- **Note 4:** $\Delta R_{ON} = R_{ON(MAX)} R_{ON(MIN)}$.
- **Note 5:** Resistance flatness is defined as the difference between the maximum and minimum on-resistance values, as measured over the specified analog signal range.
- Note 6: Leakage parameters are 100% tested at maximum rated temperature and guaranteed by correlation at TA = +25°C.
- **Note 7:** Off-isolation = $20log (V_{COM_-} / V_{NO_-})$, $V_{COM_-} = output$, $V_{NO_-} = input to off switch.$
- **Note 8:** All timing is measured from the clock's falling edge preceding the ACK signal for 2-wire and from the rising edge of \overline{CS} for 3-wire. Turn-off time is defined at the output of the switch for a 0.5V change, tested with a 300 Ω load to ground. Turn-on time is defined at the output of the switch for a 0.5V change and measured with a 5k Ω load resistor to GND. All timing is shown with respect to 20% V+ and 70% V+, unless otherwise noted.
- **Note 9:** Supply current can be as high as 2mA per switch during switch transitions in the clickless mode, corresponding to a 48mA total supply transient current requirement.
- **Note 10:** Leakage testing is guaranteed by testing with a +5.25V supply.
- **Note 11:** C_b = capacitance of one bus line in pF. Tested with C_b = 400pF.
- Note 12: Typical values are for MAX4548 devices.

Typical Operating Characteristics

 $(V + = +5V, T_A = +25^{\circ}C, unless otherwise noted.)$











Typical Operating Characteristics (continued)


 $(V + = +5V, T_A = +25^{\circ}C, unless otherwise noted.)$





















Typical Operating Characteristics (continued)


 $(V + = +5V, T_A = +25^{\circ}C, unless otherwise noted.)$














Pin Description

PIN			
MAX4548	MAX4549	NAME	FUNCTION
1	1	NO1C	Input 1 to Crosspoint C
2	2	CBIASH	High Side of Bias Network for Crosspoint C. Use to give the C outputs a DC bias when inputs are AC-coupled (refer to the <i>Using the Internal Bias Resistors</i> section).
3	3	NO2C	Input 2 to Crosspoint C
4	4	SC	Shunt Input to Crosspoint C. Use for shunt capacitor of AC ground connection to improve off-isolation, or as an additional input to switch matrix C.
5	5	NO3C	Input 3 to Crosspoint C
6, 21	6, 21	V+	Positive Supply Voltage. Supply range is 2.7V to 5.5V.
7	7	NO1A	Input 1 to Crosspoint A
8	8	NO1B	Input 1 to Crosspoint B
9	9	SA	Shunt Input to Crosspoint A. Use for shunt capacitor of AC ground connection to improve off-isolation, or as an additional input to switch matrix A.
10	10	NO2A	Input 2 to Crosspoint A
11	11	NO2B	Input 2 to Crosspoint B
12	12	SB	Shunt Input to Crosspoint B. Use for shunt capacitor of AC ground connection to improve off-isolation, or as an additional input to switch matrix B.
13	13	NO3A	Input 3 to Crosspoint A
14	14	NO3B	Input 3 to Crosspoint B
15, 16, 32	15, 16, 32	GND	Ground
17	-	SDA	2-Wire Serial-Interface Data Input. Data is clocked in on SCL's rising edge.
-	17	DIN	3-Wire Serial-Interface Data Input. Data is clocked in on SCLK's rising edge.
18	-	SCL	2-Wire Serial-Interface Clock Input
-	18	SCLK	3-Wire Serial-Interface Clock Input
19	-	A1	LSB+1 of 2-Wire Serial-Interface Address Field
_	19	DOUT	Data Output of 3-Wire Serial-Interface. Input data is clocked on SCLK's falling edge delayed by 24 clock cycles. DOUT remains active when $\overline{\text{CS}}$ is high.
20	-	A0	LSB of 2-Wire Serial-Interface Address Field
-	20	CS	Chip Select of 3-Wire Serial Interface. Logic low on $\overline{\text{CS}}$ enables serial data to be clocked in to device. Programming commands are executed on $\overline{\text{CS}}$'s rising edge.
22	22	ABIASL	Low Side of Bias Network for Crosspoint A and B. Use to give the A and B outputs a DC bias when inputs are AC-coupled (refer to the <i>Using the Internal Bias Resistors</i> section).
23	23	ABIASH	High Side of Bias Network for Crosspoint A and B. Use to give the A and B outputs a DC bias when inputs are AC-coupled (refer to the <i>Using the Internal Bias Resistors</i> section).
24	24	MID4	Audio Bypass for SA and SB Inputs
25	25	COM2B	Output 2 of Crosspoint B

Pin Description (continued)

Р	PIN		EUNCTION
MAX4548	MAX4549	NAME	FUNCTION
26	26	MID3	Audio Bypass for IN3A and IN3B Inputs
27	27	COM2A	Output 2 of Crosspoint A
28	28	MID2	Audio Bypass for IN2A and IN2B Inputs
29	29	COM1B	Output 1 of Crosspoint B
30	30	MID1	Audio Bypass for IN1A and IN1B Inputs
31	31	COM1A	Output 1 of Crosspoint A
33	33	COM2C	Output 2 of Crosspoint C
34	34	MID5	Video Bypass for All Inputs to Crosspoint C
35	35	COM1C	Output 1 of Crosspoint C
36	36	CBIASL	High Side of Bias Network for Crosspoint C. Use to give the C outputs a DC bias when inputs are AC-coupled (refer to the <i>Using the Internal Bias Resistors</i> section).




Figure 1. Switching Times




Figure 2a. Off-Isolation




Figure 2b. Crosstalk




Figure 2c. All-Hostile Crosstalk

Detailed Description

The MAX4548/MAX4549 are serial-interface, programmable, triple 3x2 audio/video crosspoint switches. Each device contains two crosspoint switches with a common bypass network and another crosspoint switch with its own bypass network. The switches are independently controlled through the on-chip serial interface. The MAX4548 uses a 2-wire I²C-compatible serial communications protocol, while the MAX4549 uses a 3-wire SPI/QSPI/MICROWIRE-compatible serial communications protocol.

These ICs include twelve selectable bias-resistor networks (one for each input) for use with AC-coupled input signals. They operate from a single supply of +2.7V to +5.5V and are optimized for use in the audio frequency range to 20kHz and at video frequencies to 10MHz. They feature 35Ω max on-resistance, 7Ω on-resistance matching between channels, 5Ω on-resistance flatness, and as low as 0.07% total harmonic distortion.

Table 1. Command-Byte Format

BIT	REGISTER
C7	Clickless Mode
C6	Bias
C5	COM2C
C4	COM1C
C3	COM2B
C2	COM1B
C1	COM2A
C0	COM1A

Audio off-isolation is -85dB at 20kHz, crosstalk is -85dB at 20kHz, and video off-isolation is -62dB at 10MHz. The SA, SB, and SC (shunt) inputs further improve off-isolation, allowing for the addition of external shunt capacitors to connect the outputs to AC grounds. When using the bias resistors, MID_ inputs improve crosstalk by providing an AC ground at the common bias points. Resistance from the bias points to the inputs allows AC signals to pass through the device and improve crosstalk performance (refer to the Functional Diagram). These devices feature a clickless operation mode for noiseless audio switching. Use the serial interface to select the clickless or standard-switching mode for each individual output.

Table 2. COM Data-Byte Format (C0, C1, C2, C3, C4, C5 = "1")

BIT	DESCRIPTION	POWER-UP DEFAULT STATE
D7	Don't care	_
D6	Don't care	_
D5	Don't care	_
D4	Don't care	_
D3	Controls the switch connected to S_; 1 = close switch, 0 = open switch.	1
D2	Controls the switch connected to NO3_; 1 = close switch, 0 = open switch.	0
D1	Controls the switch connected to NO2_; 1 = close switch, 0 = open switch.	0
D0	Controls the switch connected to NO1_; 1 = close switch, 0 = open switch.	0

. Applications Information

The MAX4548/MAX4549 are divided into five functional blocks: the control-logic block, three switch-matrix blocks, and the bias-resistor block (see *Functional Diagram*). The control-logic block accepts commands through the serial interface and uses those commands to control the four remaining blocks.




Figure 3. 2-Wire Serial-Interface Timing Diagram ("WriteByte")




Figure 4. 2-Wire Serial-Interface Timing Diagram ("WriteWord")

Command-Byte and Data-Byte Programming

The devices are programmed with a command byte and a data byte or data word (2 bytes). Each bit of the command byte selects one of the functional blocks to be controlled by the subsequent data byte (word). The data byte (word) sets the state of the selected block(s). For the three switch-matrix blocks, the data byte sets the switch state. For the bias-resistor block, the data word

controls which bias network is active (see *Functional Diagram*).

A logic "1" in any bit position of the data byte makes that function active, while a logic "0" makes it inactive. Tables 1–4 describe the command byte and the corresponding data byte. If more than one bit of the command byte is set, the data byte programs all of the corresponding blocks. This operation is useful, for instance, to simultaneously set all switch matrices to




Figure 5. 2-Wire Serial-Interface Timing Details

Table 3. Bias Data-Byte (C6 = "1")

ВІТ	DESCRIPTION	POWER-UP DEFAULT STATE
D15	Don't care	-
D14	Don't care	=
D13	Don't care	-
D12	Don't care	-
D11	Controls SC bias resistors; 1 = connect bias resistors, 0 = disconnect bias resistors.	1
D10	Controls NO3C bias resistors; 1 = connect bias resistors, 0 = disconnect bias resistors.	1
D9	Controls NO2C bias resistors; 1 = connect bias resistors, 0 = disconnect bias resistors.	1
D8	Controls NO1C bias resistors; 1 = connect bias resistors, 0 = disconnect bias resistors.	1
D7	Controls SB bias resistors; 1 = connect bias resistors, 0 = disconnect bias resistors.	1
D6	Controls SA bias resistors; 1 = connect bias resistors, 0 = disconnect bias resistors.	1
D5	Controls NO3B bias resistors; 1 = connect bias resistors, 0 = disconnect bias resistors.	1
D4	Controls NO3A bias resistors; 1 = connect bias resistors, 0 = disconnect bias resistors.	1
D3	Controls NO2B bias resistors; 1 = connect bias resistors, 0 = disconnect bias resistors.	1
D2	Controls NO2A bias resistors; 1 = connect bias resistors, 0 = disconnect bias resistors.	1
D1	Controls NO1B bias resistors; 1 = connect bias resistors, 0 = disconnect bias resistors.	1
D0	Controls NO1A bias resistors; 1 = connect bias resistors, 0 = disconnect bias resistors.	1

Table 4. Clickless Mode Format (C7 = "1")

ВІТ	DESCRIPTION	POWER-UP DEFAULT STATE
D7	Don't care	_
D6	Don't care	_
D5	Controls COM2C clickless mode; 1 = enables clickless mode, 0 = disables clickless mode.	1
D4	Controls COM1C clickless mode; 1 = enables clickless mode, 0 = disables clickless mode.	1
D3	Controls COM2B clickless mode; 1 = enables clickless mode, 0 = disables clickless mode.	1
D2	Controls COM1B clickless mode; 1 = enables clickless mode, 0 = disables clickless mode.	1
D1	Controls COM2A clickless mode; 1 = enables clickless mode, 0 = disables clickless mode.	1
D0	Controls COM1A clickless mode; 1 = enables clickless mode, 0 = disables clickless mode.	1

Table 5. "WriteByte" Protocol

	ADDRESS BYTE									COMMAND BYTE											D	ATA	BYT	Έ				
	A7	A7 A6 A5 A4 A3 A2 A1 A						A0		C7	C6	C5	C4	С3	C2	C1	C0		D7	D6	D5	D4	D3	D2	D1	D0		
S R T	1	0	0	1	1	A1	A0	0	A C K	C L I C K	B I A S	C O M 2 C	C O M 1 C	C O M 2 B	C O M 1 B	C O M 2 A	C O M 1 A	A C K									A C K	S T O P

SRT = Start Condition

ACK = Acknowledge Condition

STOP = Stop Condition

Table 6. "WriteWord" Protocol

			ADE	DRES	SS B	YTE					COMMAND BYTE									DATA WORD																	
	A7	A6	A5	A4	АЗ	A2	A1	A0		C7	C6	C5	C4	C3	C2	C1	C0		D15	D14	D13	D12	D11	D10	D9	D8		D7	D6	D5	D4	D3	D2	D1	D0		
S	1	0	0	1	1	A1	A0	0	A C	C L	В	00	СО	СО	СО	СО	СО	A C									ОВ									ОВ	S T
Т									K	I C K	A S	M 2 C	M 1 C	M 2 B	M 1 B	M 2 A	M 1 A	K									K									K	O P

SRT = Start Condition

ACK = Acknowledge Condition

STOP = Stop Condition

Table 7. "SPI" Protocol

		(CON	IMAI	ND B	YTE				DATA WORD														
С	7	C6	C5	C4	С3	C2	C1	C0	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
)	В	С	С	С	С	С	С																
L	-	1	Ο	Ο	0	Ο	0	Ο																
		Α	Μ	M	М	Μ	М	М																
		S	2	1	2	1	2	1																
k			С	С	В	В	Α	Α																

SRT = Start Condition

ACK = Acknowledge Condition

STOP = Stop Condition




Figure 6. 3-Wire Serial-Interface Communication




Figure 7. 3-Wire Serial-Interface Timing Details

the same configuration. Any block that is not selected in the command byte remains unchanged.

2-Wire Serial Interface

The MAX4548 uses a 2-wire I²C-compatible serial interface. The COM_ _ registers and the Clickless Mode register use the "WriteByte" protocol, which consists of an address byte, followed by a command byte, followed by a data byte (Table 5). The Bias register uses the "WriteWord" protocol, which consists of an address byte, followed by a command byte, followed by a data word (Table 6).

To address a given chip, the A0 and A1 bits in the address byte must duplicate the values present at the A0 and A1 pins of that chip. The rest of the address bits must match those shown in Tables 5 and 6. The command and data-byte details are described in the *Command-Byte and Data-Byte Programming* section.

The 2-wire serial interface requires only two I/O lines of a standard microprocessor port. Figures 3, 4, and 5 detail the timing diagram for signals on the 2-wire bus, while Tables 5 and 6 detail the format of the signals. The MAX4548 is a receive-only device and must be controlled by the bus master device. A bus master device communicates by transmitting the address byte of the slave device over the bus and then transmitting the desired information. Each transmission consists of a start condition, a command byte, a data byte or word, and finally a stop condition. The slave device acknowledges the recognition of its address by pulling the SDA line low for one clock period after the address byte is transmitted. The slave device also issues a similar acknowledgment after the command byte and again after each data byte.

Start and Stop Conditions

The bus master signals the beginning of a transmission with a start condition by transitioning SDA from high to low while SCL is high. When the master has finished communicating with the slave, it issues a stop condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission.

Slave Address (Address Byte)

The MAX4548 uses an 8-bit slave address. To select a slave address, connect A0 and A1 to V+ or GND. The MAX4548 has four possible slave addresses, thus a maximum of four of these devices may share the same 2-bit address bus. The slave devices on the MAX4548 monitor the serial bus continuously, waiting for a start condition followed by an address byte. When a slave device recognizes its address, it acknowledges that it is ready for further communication by pulling the SDA line low for one clock period.

3-Wire Serial Interface

The MAX4549 3-wire serial interface is SPI/QSPI/ MICROWIRE-compatible. An active-low chip-select (CS) input enables the device to receive data for the serial input (DIN). Data is clocked in on the rising edge of the serial-clock (SCLK) signal. A total of 24 bits is needed in each write cycle. Segmented write cycles are allowed (three 8-bit-wide transfers) if $\overline{\text{CS}}$ remains low. The first bit clock into the MAX4549 is the command byte's MSB, and the last bit clocked in is the data byte's LSB. When programming the COM_ _ registers and the Clickless Mode register, the last eight bits of the data word are "don't care." While shifting data, the device remains in its original configuration. After all 24 bits are clocked into the input shift register, a rising edge on \overline{CS} latches the data into the MAX4549 internal registers, initiating the device's change of state. Figures 6 and 7 and Table 7 show the details of the 3-wire protocol, as it applies to the MAX4549.

DOUT is the shift register's output. Data at DOUT is simply the input data delayed by 24 clock cycles, with data appearing synchronous with SCLK's falling edge. Transitions at DIN and SCLK have no effect when \overline{CS} is high, and DOUT holds the last bit in the shift register.

Daisy-Chaining

To program several MAX4549s, "daisy-chain" the devices by connecting DOUT of the first device to DIN of the second, and so on. The $\overline{\text{CS}}$ pins of all devices are connected together, and data is shifted through the MAX4549 in series. Twenty-four bits of data per device are required for proper programming of all devices. When $\overline{\text{CS}}$ is brought high, all devices are updated simultaneously.

Addressable Serial Interface

To program several MAX4549s individually using a single processor, connect the DIN pins of each MAX4549 together and control $\overline{\text{CS}}$ on each MAX4549 separately. To select a particular device, drive the corresponding $\overline{\text{CS}}$ low, clock in the 24-bit command, then drive $\overline{\text{CS}}$ high to execute the command. Typically only one MAX4549 is addressed at a time.

Improving Off-Isolation

To improve off-isolation, connect the S_ input to ground either directly (DC ground) or through capacitors (AC ground). Closing S_ then effectively grounds the unused outputs.

Using the Internal Bias Resistors

Use the internal bias-resistor networks to give the switch outputs a DC bias when the switch terminals are AC-coupled. Programming the switches that connect the bias resistors to the inputs is accomplished via bit C6 of the command byte. Connect _BIASH and _BIASL inputs to DC levels (for example, V+ and GND), and activate the switch connecting the appropriate outputs. This applies a voltage midway between _BIASH and _BIASL to the input (refer to Tables 1 and 4, and the Functional Diagram). To improve crosstalk when using the bias resistors, connect the MID_ inputs to ground through capacitors.

Clickless Switching

Audible switching transients ("clicks") are eliminated in this mode of operation. When an output is configured as "clickless," the gate signal of the switches connected to the output are controlled with slow-moving voltages. As a result, the output slew rates are significantly reduced. Program clickless operation via bit C7 of the command byte (refer to Tables 1 and 4, and the *Functional Diagram*). Each operating switch may draw 2mA during a transition. When another command is given while a switch is changing state in the soft mode, the MAX4548/MAX4549 will complete the previous command in the hard mode. To avoid this situation, do not issue a second command until the transition of the switch is complete.


Power-Up State

The MAX4548/MAX4549 feature a preset power-up state. Refer to Tables 2, 3, and 4 to determine the power-up state of the devices.


Bypass Capacitors

The MAX4548/MAX4549 have five bypass pins for the internal bias resistor networks (MID_). The equivalent AC impedance at these pins is $10k\Omega$. To improve crosstalk performance, bypass MID_ pins with $10\mu\text{F}$. For lowest cost, standard aluminum electrolytic capacitors in parallel with $0.1\mu\text{F}$ ceramic chip capacitors perform well in audio applications. For computer audio applications, a single $1\mu\text{F}$ capacitor is sufficient. For telecom voice applications, a $0.1\mu\text{F}$ capacitor is adequate. For video applications, bypass MID_ with $0.1\mu\text{F}$ in parallel with $1000\rho\text{F}$. This provides a low impedance across the entire video bandwidth.

Functional Diagram



Package Information



_Chip Information

TRANSISTOR COUNT: 7700

SUBSTRATE IS INTERNALLY CONNECTED TO V+.

MAX4548/MAX4549

Serially Controlled, Triple 3x2 Audio/Video Crosspoint Switches

NOTES

NOTES