捷多邦,专业PCB打样工厂,24小时加急出货

Order this document by MCM67M518/D

32K x 18 Bit BurstRAM[™] Synchronous Fast Static RAM With Burst Counter and Self–Timed Write

The MCM67M518 is a 589,824 bit synchronous static random access memory designed to provide a burstable, high–performance, secondary cache for the MC68040 and PowerPC[™] microprocessors. It is organized as 32,768 words of 18 bits, fabricated using Motorola's high–performance silicon–gate BiCMOS technology. The device integrates input registers, a 2–bit counter, high speed SRAM, and high drive capability outputs onto a single monolithic circuit for reduced parts count implementation of cache data RAM applications. Synchronous design allows precise cycle control with the use of an external clock (K). BiCMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.

Addresses (A0 – A14), data inputs (DQ0 – DQ17), and all control signals, except output enable (\overline{G}), are clock (K) controlled through positive–edge–triggered noninverting registers.

Bursts can be initiated with either transfer start processor (TSP) or transfer start cache controller (TSC) input pins. Subsequent burst addresses are generated internally by the MCM67M518 (burst sequence imitates that of the MC68040 and PowerPC) and controlled by the burst address advance (BAA) input pin. The following pages provide more detailed information on burst controls.

Write cycles are internally self-timed and are initiated by the rising edge of the clock (K) input. This feature eliminates complex off-chip write pulse generation and provides increased flexibility for incoming signals.

Dual write enables (\overline{LW} and \overline{UW}) are provided to allow individually writeable bytes. \overline{LW} controls DQ0 – DQ8 (the lower bits), while \overline{UW} controls DQ9 – DQ17 (the upper bits).

This device is ideally suited for systems that require wide data bus widths and cache memory.

- Single 5 V \pm 5% Power Supply
- Fast Access Times: 9/11/14 ns Max and Cycle Times: 12.5/15/20 ns Min
- Byte Writeable via Dual Write Strobes
- Internal Input Registers (Address, Data, Control)
- Internally Self–Timed Write Cycle
- TSP, TSC, and BAA Burst Control Pins
- Asynchronous Output Enable Controlled Three–State Outputs
- · Common Data Inputs and Data Outputs
- High Board Density 52–PLCC Package
- 3.3 V I/O Compatible

FN PACKAGE PLASTIC CASE 778-02 PIN ASSIGNMENT 52 51 50 49 48 47 DQ9 L DQ8 46 DQ10 9 45 DQ7 Vcc [44 D DQ6 10 VSS [11 43 🛛 VCC dq11 🛛 12 42 Vss DQ12 13 41 DQ5 DQ13 11 40 DQ4 DQ14 1 15 39 DQ3 VSS [16 38 L DQ2 VCC [17 37 🛛 VSS DQ15 🛛 D vcc 18 36 DQ16 19 35 DQ1 DQ17 20 34 🛛 DQ0 22 23 24 25 26 27 28 29 30 31

MCM67M518

Р	IN NAMES
K BAA LW UW TSP, TSC E G DQ0 – DQ17 VCC VSS	Address Inputs Clock Burst Address Advance Lower Byte Write Enable Upper Byte Write Enable Transfer Start Chip Enable Output Enable Data Input/Output + 5 V Power Supply Ground


All power supply and ground pins must be connected for proper operation of the device.

BurstRAM is a trademark of Motorola, Inc. PowerPC is a trademark of IBM Corp.






BLOCK DIAGRAM (See Note)



NOTE: All registers are positive–edge triggered. The TSC or TSP signals control the duration of the burst and the start of the next burst. When TSP is sampled low, any ongoing burst is interrupted and a read (independent of W and TSC) is performed using the new external address. Alternatively, a TSP–initiated two cycle WRITE can be performed by asserting TSP and a valid address on the first cycle, then negating both TSP and TSC and asserting LW and/or UW with valid data on the second cycle (see Single Write Cycle in WRITE CYCLES timing diagram).

When TSC is sampled low (and TSP is sampled high), any ongoing burst is interrupted and a read or write (dependent on \overline{W}) is performed using the new external address. Chip enable (\overline{E}) is sampled only when a new base address is loaded. After the first cycle of the burst, \overline{BAA} controls subsequent burst cycles. When \overline{BAA} is sampled low, the internal address is advanced prior to the operation. When \overline{BAA} is sampled high, the internal address is not advanced, thus inserting a wait state into the burst sequence accesses. Upon completion of a burst, the address will wrap around to its initial state. See **BURST SEQUENCE TABLE**. Write refers to either or both byte write enables (\overline{LW} , \overline{UW}).

BURST SEQUENCE GRAPH (See Note)



NOTE: The external two values for A1 and A0 provide the starting point for the burst sequence graph. The burst logic advances A1 and A0 as shown above.

SYNCHRONOUS TRUTH TABLE (See Notes 1, 2, and 3)

Ē	TSP	TSC	BAA	LW or UW	к	Address	Operation	
Н	L	Х	Х	Х	L–H	N/A	Deselected	
Н	Х	L	Х	Х	L–H N/A		Deselected	
L	L	Х	Х	Х	L–H	External Address	Read Cycle, Begin Burst	
L	Н	L	Х	L	L–H	External Address	Write Cycle, Begin Burst	
L	Н	L	Х	Н	L–H	External Address	Read Cycle, Begin Burst	
Х	Н	Н	L	L	L–H	Next Address	Write Cycle, Continue Burst	
Х	Н	Н	L	Н	L–H	Next Address	Read Cycle, Continue Burst	
Х	Н	Н	Н	L	L–H	Current Address	Write Cycle, Suspend Burst	
Х	Н	Н	Н	Н	L–H	Current Address	Read Cycle, Suspend Burst	

NOTES:

1. X means Don't Care.

2. All inputs except G must meet setup and hold times for the low-to-high transition of clock (K).

3. Wait states are inserted by suspending burst.

ASYNCHRONOUS TRUTH TABLE (See Notes 1 and 2)

Operation	n G I/O Status			
Read	L	Data Out		
Read	Н	High–Z		
Write	Х	High–Z — Data In		
Deselected	Х	High–Z		

NOTES:

1. X means Don't Care.

2. For a write operation following a read operation, G must be high before the input data required setup time and held high through the input data hold time.

ABSOLUTE MAXIMUM RATINGS	(Voltages Referenced to $V_{SS} = 0$	V)
---------------------------------	--------------------------------------	----

Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	– 0.5 to + 7.0	V
Voltage Relative to $V_{\mbox{SS}}$ for Any Pin Except $V_{\mbox{CC}}$	V _{in} , V _{out}	– 0.5 to V _{CC} + 0.5	V
Output Current (per I/O)	lout	± 30	mA
Power Dissipation	PD	1.6	W
Temperature Under Bias	T _{bias}	– 10 to + 85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature	T _{stg}	– 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high–impedance circuit.

This BiCMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established.

This device contains circuitry that will ensure the output devices are in High–Z at power up.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 5%, T_A = 0 to + 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to $V_{SS} = 0 V$)

Parameter	Symbol	Min	Max	Unit
Supply Voltage (Operating Voltage Range)	VCC	4.75	5.25	V
Input High Voltage	VIH	2.2	V _{CC} + 0.3**	V
Input Low Voltage	VIL	- 0.5*	0.8	V

* V_{IL} (min) = -0.5 V dc; V_{IL} (min) = -2.0 V ac (pulse width ≤ 20.0 ns) for I ≤ 20.0 mA. ** V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2.0 V ac (pulse width ≤ 20.0 ns) for I ≤ 20.0 mA.

DC CHARACTERISTICS AND SUPPLY CURRENTS

Parameter	Symbol	Min	Мах	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	I _{lkg(I)}	—	± 1.0	μΑ
Output Leakage Current ($\overline{G} = V_{IH}$)	I _{lkg(O)}	—	± 1.0	μΑ
AC Supply Current ($\overline{G} = V_{IH}$, $\overline{E} = V_{IL}$, $I_{OUt} = 0$ mA, All Inputs = V_{IL} or V_{IH} , $V_{IL} = 0.0$ V and $V_{IH} \ge 3.0$ V, Cycle Time $\ge t_{KHKH}$ min)	I _{CCA9} ICCA11 I _{CCA14}	—	290 275 250	mA
AC Standby Current ($\overline{E} = V_{IH}$, $I_{OUt} = 0$ mA, All Inputs = V_{IL} and V_{IH} , $V_{IL} = 0.0$ V and $V_{IH} \ge 3.0$ V, Cycle Time $\ge t_{KHKH}$ min)	ISB1	—	75	mA
Output Low Voltage (I _{OL} = + 8.0 mA)	V _{OL}	—	0.4	V
Output High Voltage (I _{OH} = - 4.0 mA)	VOH	2.4	3.3	V

NOTE: Good decoupling of the local power supply should always be used. DC characteristics are guaranteed for all possible MC68040 and PowerPC bus cycles.

$\label{eq:capacitance} \textbf{CAPACITANCE} ~(f = 1.0 \text{ MHz}, \, dV = 3.0 \text{ V}, \, T_A = 25^{\circ}\text{C}, \, \text{Periodically Sampled Rather Than 100\% Tested})$

Parameter	Symbol	Тур	Мах	Unit
Input Capacitance (All Pins Except DQ0 – DQ17)	C _{in}	4	5	pF
Input/Output Capacitance (DQ0 – DQ17)	C _{I/O}	6	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 5% T_A = 0 to + 70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level1.5 VInput Pulse Levels0 to 3.0 VInput Rise/Fall Time3 ns

READ/WRITE CYCLE TIMING (See Notes 1, 2, 3, and 4)

			MCM67	M518–9	MCM67	M518–11	MCM67	M518–14		
Parameter		Symbol	Min	Max	Min	Max	Min	Max	Unit I	Notes
Cycle Time		^t кнкн	12.5	—	15	—	20	—	ns	
Clock Access Time)	^t KHQV		9	—	11	—	14	ns	5
Output Enable to C	Dutput Valid	^t GLQV		5	—	5	—	6	ns	
Clock High to Outp	out Active	^t KHQX1	6	—	6	—	6	—	ns	
Clock High to Outp	out Change	^t KHQX2	3	—	3	—	3	—	ns	
Output Enable to C	Dutput Active	^t GLQX	0	—	0	—	0	—	ns	
Output Disable to 0	Q High–Z	^t GHQZ	_	6	—	7	—	7	ns	6
Clock High to Q Hi	gh–Z	^t KHQZ	3	6	3	7	3	7	ns	6
Clock High Pulse V	Vidth	^t KHKL	5	—	5	—	6	—	ns	
Clock Low Pulse W	Vidth	^t KLKH	5	—	5	—	6	—	ns	
Setup Times:	Address Address Status Data In Write Address Advance Chip Select	^t AVKH ^t TSVKH ^t DVKH ^t WVKH ^t BAVKH ^t EVKH	2.5	_	2.5	_	2.5	_	ns	7
Hold Times:	Address Address Status Data In Write Address Advance Chip Select	^t KHAX ^t KHTSX ^t KHDX ^t KHWX ^t KHBAX ^t KHEX	0.5	_	0.5	_	0.5	_	ns	7

NOTES:

1. In setup and hold times, W (write) refers to either one or both byte write enables LW and UW.

2. A read cycle is defined by UW and LW high or TSP low for the setup and hold times. A write cycle is defined by LW or UW low and TSP high for the setup and hold times.

3. All read and write cycle timings are referenced from K or \overline{G} .


4. \overline{G} is a don't care when \overline{UW} or \overline{LW} is sampled low.


5. Maximum access times are guaranteed for all possible MC68040 and PowerPC external bus cycles.

6. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, t_{KHQZ} max is less than t_{KHQX1} min for a given device and from device to device.

7. This is a synchronous device. All addresses must meet the specified setup and hold times for *ALL* rising edges of clock (K) whenever TSP or TSC are low and the chip is selected. All other synchronous inputs must meet the specified setup and hold times for *ALL* rising edges of K when the chip is selected. Chip enable must be valid at each rising edge of clock for the device (when TSP or TSC is low) to remain enabled.


AC TEST LOADS






NOTE: Q(A2) represents the first output data from the base address A2; Q(A2 + 1) represents the next output data in the burst sequence with A2 as the base address.

READ CYCLES




WRITE CYCLES




COMBINATION READ/WRITE CYCLE (E low, TSC high)

APPLICATION EXAMPLE



256K Byte Burstable, Secondary Cache Using Four MCM67M518FN11s with a 66 MHz (bus speed) MPC604 PowerPC[™]


ORDERING INFORMATION (Order by Full Part Number)



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Is an Equal Opportunity/Affirmative Action Employer.

PACKAGE DIMENSIONS

FN PACKAGE 52-LEAD PLCC CASE 778-02



G1 0.710

K1 0.040

0.730

18.04 18.54

1.02

DIMENSION H DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037 (0.940). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025 (0.635).

Literature Distribution Centers: USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. JAPAN: Nippon Motorola Ltd.; 4–32–1, Nishi–Gotanda, Shinagawa–ku, Tokyo 141, Japan. ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.

