


## 2.7 V TO 5.5 V, 12- AND 10-BIT OCTAL DAC IN WAFER CHIP SCALE PACKAGE

### FEATURES

- Eight Voltage Output DACs in One Package
  - TLV5610IYE . . . 12-Bit
  - TLV5608IYE . . . 10-Bit
- Programmable Settling Time vs Power Consumption
  - 1  $\mu$ s in Fast Mode
  - 3  $\mu$ s in Slow Mode
- Compatible With TMS320™ DSP Family and SPI Serial Ports
- Monotonic Over Temperature
- Low Power Consumption:
  - 18 mW in Slow Mode at 3 V
  - 48 mW in Fast Mode at 3 V
- Power Down Mode
- Buffered, High Impedance Reference Inputs
- Data Output for Daisy Chainin

### APPLICATIONS

- Digital Servo Control Loops
- Digital Offset and Gain Adjustment
- Industrial Process Control
- Machine and Motion Control Devices
- Mass Storage Devices



### DESCRIPTION

The TLV5610IYE and TLV5608IYE are pin compatible eight channel 12-/10-bit voltage output DACs each with a flexible serial interface. The serial interface allows glueless interface to TMS320 and SPI, QSPI, and Microwire serial ports. It is programmed with a 16-bit serial string containing 4 control and 12 data bits.

Additional features are a power-down mode, an  $\overline{\text{LDAC}}$  input for simultaneous update of all eight DAC outputs, and a data output which can be used to cascade multiple devices.

The resistor string output voltage is buffered by a rail-to-rail output amplifier with a programmable settling time to allow the designer to optimize speed vs power dissipation. The buffered, high-impedance reference input can be connected to the supply voltage.

The TLV5610IYE and TLV5608IYE implemented with a CMOS process and are available in a 20-terminal WCS package. The TLV5610IYE and TLV5608IYE are characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  in a wire-bonded small outline (SOIC) package.

# TLV5610IYE TLV5608IYE

SLAS393 – OCTOBER 2003




These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## AVAILABLE OPTIONS

T <sub>A</sub>	PACKAGE
	WCS(1) (YE)
-40°C to 85°C	TLV5610IYE
	TLV5608IYE

(1) Wafer chip scale package. See Figure 13.

## FUNCTIONAL BLOCK DIAGRAM



## Terminal Functions

TERMINAL NAME	NO.	I/O	DESCRIPTION
AGND	10	P	Analog ground
AV <sub>DD</sub>	11	P	Analog power supply
DGND	1	P	Digital ground
DIN	2	I	Digital serial data input
DOUT	19	O	Digital serial data output
DV <sub>DD</sub>	20	P	Digital power supply
FS	4	I	Frame sync input
LDAC	18	I	Load DAC. The DAC outputs are only updated, if this signal is low. It is an asynchronous input.
MODE	17	I	DSP/μC mode pin. High = μC mode, NC = DSP mode.
PRE	5	I	Preset input
REF	16	I	Voltage reference input
SCLK	3	I	Serial clock input
OUTA–OUTH	12–15, 6–9	O	DAC outputs A, B, C, D, E, F, G and H

## ABSOLUTE MAXIMUM RATINGS

 over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

	UNIT
Supply voltage, (AV <sub>DD</sub> , DV <sub>DD</sub> to GND)	7 V
Reference input voltage range	– 0.3 V to AV <sub>DD</sub> + 0.3
Digital input voltage rang	– 0.3 V to DV <sub>DD</sub> + 0.3
Operating free-air temperature range, T <sub>A</sub>	–40°C to 85°C

(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

		MIN	TYP	MAX	UNIT
Supply voltage, AV <sub>DD</sub> , AV <sub>DD</sub>	5-V operation	4.5	5	5.5	V
	3-V operation	2.7	3	3.3	V
High level digital input, V <sub>IH</sub>	DV <sub>DD</sub> = 2.7 V to 5.5 V	2			V
Low level digital input, V <sub>IL</sub>	DV <sub>DD</sub> = 2.7 V to 5.5 V			0.8	V
Reference voltage, V <sub>ref</sub>	AV <sub>DD</sub> = 5 V	GND	4.096	AV <sub>DD</sub>	V
	AV <sub>DD</sub> = 3 V	GND	2.048	AV <sub>DD</sub>	
Load resistance, R <sub>L</sub>		2			kΩ
Load capacitance, C <sub>L</sub>				100	pF
Clock frequency, f <sub>CLK</sub>				30	MHz
Operating free-air temperature, T <sub>A</sub>		–40		85	°C

## ELECTRICAL CHARACTERISTICS

 over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

POWER-SUPPLY				MIN	TYP	MAX	UNIT
PARAMETER		TEST CONDITIONS					
I <sub>DD</sub>	Power supply current	No load, All inputs = DV <sub>DD</sub> or GND	V <sub>ref</sub> = 4.096 V,	Fast	16	21	mA
				Slow	6	8	
	Power-down supply current				0.1		μA
POR	Power on threshold				2		V
PSRR	Power supply rejection ratio	Full scale, See Note 1			–60		dB

## STATIC DAC SPECIFICATIONS

Resolution	TLV5610IYE			12		Bits
	TLV5608IYE			10		
INL	Integral nonlinearity	V <sub>ref</sub> = 2 V, 4 V	Code 40 to 4095	±2	±6	LSB
			Code 20 to 1023	±0.5	±2	
DNL	Differential nonlinearity	V <sub>ref</sub> = 2 V, 4 V	Code 40 to 4095	±0.5	±1	LSB
			Code 20 to 1023	±0.1	±1	
E <sub>ZS</sub>	Zero scale error (offset error at zero scale)				±30	mV
E <sub>ZS TC</sub>	Zero scale error temperature coefficient				30	μV/°C
E <sub>G</sub>	Gain error				±0.6	%Full Scale V
E <sub>GTC</sub>	Gain error temperature coefficient				10	ppm/°C

(1) Power supply rejection ratio at full scale is measured by varying AV<sub>DD</sub> and is given by:

$$PSRR = 20 \log [(E_G(AV_{DDmax}) - E_G(AV_{DDmin})) / V_{DDmax}]$$

**ELECTRICAL CHARACTERISTICS (CONTINUED)**

over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

OUTPUT SPECIFICATIONS						
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>O</sub>	Voltage output range	R <sub>L</sub> = 10 kΩ	0		AV <sub>DD</sub> -0.4	V
	Output load regulation accuracy	R <sub>L</sub> = 2 kΩ vs 10 kΩ			±0.3	%Full Scale V

REFERENCE INPUT						
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>I</sub>	Input voltage range		0		AV <sub>DD</sub>	V
R <sub>I</sub>	Input resistance			100		kΩ
C <sub>i</sub>	Input capacitance			5		pF
	Reference input bandwidth	V <sub>ref</sub> = 0.4 V <sub>pp</sub> + 2.048 Vdc, Input code = 0x800	Fast	2.2		MHz
			Slow	1.9		MHz
	Reference feedthrough	V <sub>ref</sub> = 2 V <sub>pp</sub> at 1 kHz + 2.048 Vdc (see Note 1)		-84		dB

(1) Reference feedthrough is measured at the DAC output with an input code = 0x000.

DIGITAL INPUTS						
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>IH</sub>	High-level digital input current	V <sub>I</sub> = DV <sub>DD</sub>			1	μA
I <sub>IL</sub>	Low-level digital input current	V <sub>I</sub> = 0 V	-1			μA
C <sub>i</sub>	Input capacitance			8		pF

DIGITAL OUTPUTS						
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	High-level digital output voltage	R <sub>L</sub> = 10 kΩ	2.6			V
V <sub>OL</sub>	Low-level digital output voltage	R <sub>L</sub> = 10 kΩ			0.4	V
	Output voltage rise time	R <sub>L</sub> = 10 kΩ, C <sub>L</sub> = 20 pF, Includes propagation delay		7	20	ns

ANALOG OUTPUT DYNAMIC PERFORMANCE							
PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t <sub>s</sub> (FS)	Output settling time, full scale	R <sub>L</sub> = 10 kΩ,	C <sub>L</sub> = 100 pF, See Note 1	Fast	1	3	μs
				Slow	3	7	
t <sub>s</sub> (CC)	Output settling time, code to code	R <sub>L</sub> = 10 kΩ,	C <sub>L</sub> = 100 pF, See Note 2	Fast	0.5	1	μs
				Slow	1	2	
SR	Slew rate	R <sub>L</sub> = 10 kΩ,	C <sub>L</sub> = 100 pF, See Note 3	Fast	4	10	V/μs
				Slow	1	3	
	Glitch energy	See Note 4			4		nV-s
	Channel crosstalk	10 kHz sine, 4 V <sub>pp</sub>			-90		dB

(1) Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of 0x80 to 0xFFFF and 0xFFFF to 0x080 respectively. Assured by design; not tested.

(2) Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of one count. The max time applies to code changes near zero scale or full scale. Assured by design; not tested.

(3) Slew rate determines the time it takes for a change of the DAC output from 10% to 90% full scale voltage.

(4) Code transition: TLV5610IYE – 0x7FF to 0x800, TLV5608IYE – 0x7FC to 0x800.

## DIGITAL INPUT TIMING REQUIREMENTS

PARAMETER		MIN	TYP	MAX	UNIT
$t_{su}(FS-CK)$	Setup time, FS low before first negative SCLK edge	8			ns
$t_{su}(C16-FS)$	Setup time, 16 <sup>th</sup> negative edge after FS low on which bit D0 is sampled before rising edge of FS. $\mu$ C mode only	10			ns
$t_{wL}(LDAC)$	$\overline{LDAC}$ duration low	10			ns
$t_{wH}$	SCLK pulse duration high	16			ns
$t_{wL}$	SCLK pulse duration low	16			
$t_{su}(D)$	Setup time, data ready before SCLK falling edge	8			ns
$t_h(D)$	Hold time, data held valid after SCLK falling edge	5			ns
$t_{wH}(FS)$	FS duration high	10			ns
$t_{wL}(FS)$	FS duration low	10			ns
$t_s$	Settling time	See AC specs			

TYPICAL CHARACTERISTICS




Figure 1




Figure 2




Figure 3






Figure 4

**TLV5610IYE  
INTEGRAL NONLINEARITY  
vs  
CODE**



**Figure 5**

**TLV5610IYE  
DIFFERENTIAL NONLINEARITY  
vs  
CODE**



**Figure 6**

TLV5608IYE  
INTEGRAL NONLINEARITY  
vs  
CODE




Figure 7

TLV5608IYE  
DIFFERENTIAL NONLINEARITY  
vs  
CODE






Figure 8



**PARAMETER MEASUREMENT INFORMATION**



**Figure 9. Serial Interface Timing**



**Figure 10. Output Timing**

## APPLICATION INFORMATION

### GENERAL FUNCTION

The TLV5610IYE and TLV5608IYE are 8-channel, 12-bit, single supply DACs, based on a resistor string architecture. They consist of a serial interface, a speed and power-down control logic, a reference input buffer, a resistor string, and a rail-to-rail output buffer.

The output voltage (full scale determined by external reference) for each channel is given by:

$$V_{REF} \frac{CODE}{0x1000} [V]$$


where REF is the reference voltage and CODE is the digital input value. The input range is 0x000 to 0xFFF for the TLV5610IYE and, 0x000 to 0xFFC for the TLV5608IYE. A power on reset initially puts the internal latches to a defined state (all bits zero).

### SERIAL INTERFACE


A falling edge of FS starts shifting the data on DIN starting with the MSB to the internal register on the falling edges of SCLK. After 16 bits have been transferred, the content of the shift register is moved to one of the DAC holding registers depending on the address bits within the data word. A logic 0 on the LDAC pin is required to transfer the content of the DAC holding register to the DAC latch and to update the DAC outputs. LDAC is an asynchronous input. It can be held low if a simultaneous update of all eight channels is not needed.

For daisy-chaining, DOUT provides the data sampled on DIN with a delay of 16 clock cycles.

#### DSP Mode:



#### μC Mode:



Difference between DSP mode (MODE = N.C. or 0) and μC (MODE = 1) mode:

- In μC mode FS needs to be held low until all 16 data bits have been transferred. If FS is driven high before the 16<sup>th</sup> falling clock edge the data transfer is cancelled. The DAC is updated after a rising edge on FS.
- In DSP mode FS only needs to stay low for 20 ns and can go high before the 16th falling clock edge.

## SERIAL CLOCK FREQUENCY AND UPDATE RATE

The maximum serial clock frequency is given by:

$$f_{\text{sclkmax}} = \frac{1}{t_{\text{whmin}} + t_{\text{wlmin}}} = 30 \text{ MHz}$$

The maximum update rate is:

$$f_{\text{updatemax}} = \frac{1}{16(t_{\text{whmin}} + t_{\text{wlmin}})} = 1.95 \text{ MHz}$$

Note, that the maximum update rate is just a theoretical value for the serial interface, as the settling time of the DAC has to be considered also.

## DATA FORMAT

The 16 bit data word consists of two parts:

- Address bits (D15...D12)
- Data bits (D11...D0)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
A3	A2	A1	A0	Data											

Ax: Address bits. See table.

## REGISTER MAP

A3	A2	A1	A0	FUNCTION
0	0	0	0	DAC A
0	0	0	1	DAC B
0	0	1	0	DAC C
0	0	1	1	DAC D
0	1	0	0	DAC E
0	1	0	1	DAC F
0	1	1	0	DAC G
0	1	1	1	DAC H
1	0	0	0	CTRL0
1	0	0	1	CTRL1
1	0	1	0	Preset
1	0	1	1	Reserved
1	1	0	0	DAC A and $\overline{B}$
1	1	0	1	DAC C and $\overline{D}$
1	1	1	0	DAC E and $\overline{F}$
1	1	1	1	DAC G and $\overline{H}$

## DAC A–H AND TWO-CHANNEL REGISTERS

Writing to DAC A–H sets the output voltage of channel A–H. It is possible to automatically generate the complement of one channel by writing to one of the four two-channel registers (DAC A and B etc.).

The TLV5610IYE decodes all 12 data bits. The TLV5608IYE decodes D11 to D2 (D1 and D0 are ignored).

## PRESET

The outputs of all DAC channels can be driven to a predefined value stored in the preset register by driving the PRE input low. The PRE input is asynchronous to the clock.

## CTRL0

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
X	X	X	X	X	X	X	PD	DO	X	X	IM

PD : Full device power down      0 = normal      1 = power down  
DO : Digital output enable      0 = disable      1 = enable  
IM : Input mode      0 = straight binary      1 = twos complement  
X : Reserved

If DOUT is enabled, the data input on DIN is output on DOUT with a 16 cycle delay. That makes it possible to daisy-chain multiple DACs on one serial bus.

## CTRL1

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
X	X	X	X	P <sub>GH</sub>	P <sub>EF</sub>	P <sub>CD</sub>	P <sub>AB</sub>	S <sub>GH</sub>	S <sub>EF</sub>	S <sub>CD</sub>	S <sub>AB</sub>

P<sub>XY</sub> : Power Down DAC<sub>XY</sub>      0 = normal      1 = power down  
S<sub>XY</sub> : Speed DAC<sub>XY</sub>      0 = slow      1 = fast  
XY : DAC pair AB, CD, EF or GH

In power-down mode, the amplifiers of the selected DAC pair within the device are disabled and the total power consumption of the device is significantly reduced. Power-down mode of a specific DAC pair can be selected by setting the P<sub>XY</sub> bit within the data word to 1.

There are two settling time modes: fast and slow. Fast mode of a DAC pair is selected by setting S<sub>XY</sub> to 1 and slow mode is selected by setting S<sub>XY</sub> to 0.

## USING TLV5610IYE AND TLV5608IYE, WAFER CHIP SCALE PACKAGE (WCS)


- TLV5610 and TLV5608 qualifications were done using a wire-bonded small outline (SOIC) package and includes: steady state life, thermal shock, ESD, latch-up, biased HAST, autoclave, and characterization. These qualified devices are orderable as TLV5610IDW and TLV5608IDW.
- The wafer chip-scale package (WCS), TLV5610IYE and TLV5608IYE, uses the same DIE as TLV5610IDW and TLV5608IDW respectively, but are not qualified. WCS qualification, including board level reliability (BLR), is the responsibility of the customer.
- It is recommended that underfill be used for increased reliability. BLR is application dependent, but may include test such as: temperature cycling, drop test, key push, bend, vibration, and package shear.

The following WCSP information provides the user of the TLV5610IYE and TLV5608IYE with some general guidelines for board assembly.

- Melting point of eutectic solder is 183°C.
- Recommended peak reflow temperatures are in the 220°C to 230°C range.
- The use of underfill is required. The use of underfill greatly reduces the risk of thermal mismatch fails.

*Underfill* is an epoxy/adhesive that may be added during the board assembly process to improve board level/system level reliability. The process is to dispense the epoxy under the dice after die attach reflow. The epoxy adheres to the body of the device and to the printed-circuit board. It reduces stress placed upon the solder joints due to the thermal coefficient of expansion (TCE) mismatch between the board and the component. Underfill material is highly filled with silica or other fillers to increase an epoxy's modulus, reduce creep sensitivity, and decrease the material's TCE.

The recommendation for peak flow temperatures of 220°C to 230°C is based on general empirical results that indicate that this temperature range is needed to facilitate good wetting of the solder bump to the substrate or circuit board pad. Lower peak temperatures may cause nonwets (cold solder joints).



NOTES:A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.

**Figure 11. TLV5610IYE and TLV5608IYE Wafer Chip Scale Package**

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
		Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
		Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265