

## **FAIRCHILD** SEMICONDUCTOR TM

# MM74HCT138 3-to-8 Line Decoder

#### **General Description**

The MM74HCT138 decoder utilizes advanced silicon-gate CMOS technology, and are well suited to memory address decoding or data routing applications. Both circuits feature high noise immunity and low power consumption usually associated with CMOS circuitry, yet have speeds comparable to low power Schottky TTL logic.

The MM74HCT138 have 3 binary select inputs (A, B, and C). If the device is enabled these inputs determine which one of the eight normally HIGH outputs will go LOW. Two active LOW and one active HIGH enables (G1, G2A and G2B) are provided to ease the cascading decoders.

The decoders' output can drive 10 low power Schottky TTL equivalent loads and are functionally and pin equivalent to

February 1984 Revised February 1999 IM74HCT138 3-to-8 Line Decode

the 74LS138. All inputs are protected from damage due to static discharge by diodes to  $V_{CC}$  and ground.

MM74HCT devices are intended to interface between TTL and NMOS components and standard CMOS devices. These parts are also plug-in replacements for LS-TTL devices and can be used to reduce power consumption in existing designs.

#### **Features**


- TTL input compatible
- Typical propagation delay: 20 ns
- Low quiescent current: 80 μA maximum (74HCT Series)
- Low input current: 1 μA maximum
- Fanout of 10 LS-TTL loads

## **Ordering Code:**

the second s		
Order Number	Package Number	Package Description
MM74HCT138M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HCT138SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HCT138MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HCT138N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

# **Connection Diagram**





# **MM74HCT138**

Truth Table													
		Inputs	5						Out	puts			
	E	nable		Selec	t								
	G1	G2 (Note 1)	С	в	Α	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
	Х	Н	х	Х	Х	Н	Н	Н	Н	Н	н	Н	Н
	L	Х	х	Х	Х	н	н	н	н	н	н	н	н
	н	L	L	L	L	L	н	Н	н	н	н	н	н
	Н	L	L	L	н	н	L	Н	н	н	н	н	н
	Н	L	L	н	L	н	н	L	н	н	н	н	н
	н	L	L	н	н	н	н	н	L	н	н	н	Н
	н	L	н	L	L	н	н	н	н	L	н	н	Н
	н	L	н	L	н	н	Н	Н	Н	Н	L	н	Н
	н	L	н	н	L	н	н	Н	н	н	н	L	Н
LOW Level Don't Care at 1: G2 = G2A + G2B	ſ				<b>*</b>	+			)~- )~- )~-	Д Л Л Л Л		)	
$A \xrightarrow{-1} B$ $B \xrightarrow{-2} D$ $C \xrightarrow{-3} D$	×-∔ ×						⊧ ਵ		)o- )o-	Г Т Т		) }- }	
$\frac{G2B}{G2A} \xrightarrow{5} 0$	)								)o- )o- )o-			、	
G1 <u>6</u>			Ç	<b>)</b>					<u> </u>	—c	<u>ــــ</u>	_ر	

#### www.fairchildsemi.com

### Absolute Maximum Ratings(Note 2) (Note 3)

# Recommended Operating Conditions

Supply Voltage (V <sub>CC</sub> )	-0.5 to +7.0V
DC Input Voltage (VIN)	–1.5 to V <sub>CC</sub> +1.5V
DC Output Voltage (V <sub>OUT</sub> )	-0.5 to V <sub>CC</sub> +0.5V
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	±20 mA
DC Output Current, per pin (I <sub>OUT</sub> )	±25 mA
DC $V_{CC}$ or GND Current, per pin (I <sub>CC</sub> )	±50 mA
Storage Temperature Range (T <sub>STG</sub> )	-65°C to +150°C
Power Dissipation (P <sub>D</sub> )	
(Note 4)	600 mW
S.O. Package only	500 mW
Lead Temperature (TL)	
(Soldering 10 seconds)	260°C

	Min	Max	Units					
Supply Voltage (V <sub>CC</sub> )	4.5	5.5	V					
DC Input or Output Voltage								
(V <sub>IN</sub> , V <sub>OUT</sub> )	0	V <sub>CC</sub>	V					
Operating Temperature Range (T <sub>A</sub> )	-40	+85	°C					
Input Rise or Fall Times								
(t <sub>r</sub> , t <sub>f</sub> )		500	ns					
Note 2: Absolute Maximum Ratings are those values beyond which damage to the device may occur.								
Note 3: Unless otherwise specified all voltages are referenced to ground.								
Note 4: Power Dissipation temperature deration 12 mW/°C from 65°C to 85°C.	ıg — plas	tic "N" pa	ckage: -					

### **DC Electrical Characteristics**

 $V_{CC} = 5V \pm 10\%$  (unless otherwise specified)

Symbol	Parameter	Conditions	$T_A = 25^{\circ}C$		$T_A = -40$ to 85°C $T_A = -55$ to 125		Units
Symbol	Farameter	Conditions	Тур		Guaranteed L	imits	Units
VIH	Minimum HIGH Level			2.0	2.0	2.0	V
	Input Voltage						
VIL	Maximum LOW Level			0.8	0.8	0.8	V
	Input Voltage						
V <sub>OH</sub>	Minimum HIGH Level	$V_{IN} = V_{IH}$ or $V_{IL}$					
	Output Voltage	$ I_{OUT}  = 20 \ \mu A$	V <sub>CC</sub>	V <sub>CC</sub> -0.1	V <sub>CC</sub> - 0.1	V <sub>CC</sub> - 0.1	V
		$ I_{OUT}  = 4.0 \text{ mA}, V_{CC} = 4.5 \text{V}$	4.2	3.98	3.84	3.7	V
		$ I_{OUT}  = 4.8 \text{ mA}, V_{CC} = 5.5 \text{V}$	5.2	4.98	4.84	4.7	V
V <sub>OL</sub>	Maximum LOW Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$					
	Voltage	$ I_{OUT}  = 20 \ \mu A$	0	0.1	0.1	0.1	V
		$ I_{OUT}  = 4.0 \text{ mA}, V_{CC} = 4.5 \text{V}$	0.2	0.26	0.33	0.4	V
		$ I_{OUT}  = 4.8 \text{ mA}, V_{CC} = 5.5 \text{V}$	0.2	0.26	0.33	0.4	V
I <sub>IN</sub>	Maximum Input	$V_{IN} = V_{CC}$ or GND,		±0.1	±1.0	±1.0	μA
	Current	$V_{IH}$ or $V_{IL}$					
I <sub>CC</sub>	Maximum Quiescent	$V_{IN} = V_{CC}$ or GND		8.0	80	160	μΑ
	Supply Current	$I_{OUT} = 0 \ \mu A$					
		V <sub>IN</sub> = 2.4V or 0.5V (Note 5)		0.3	0.4	0.5	mA

Note 5: This is measured per input pin. All other inputs are held at  $\mathrm{V}_{\mathrm{CC}}$  or ground.

# MM74HCT138

# AC Electrical Characteristics $T_A = 25^{\circ}C$ , $V_{CC} = 5.0V$ , $t_r = t_f = 6$ ns, $C_L = 15$ pF (unless otherwise specified)


Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units	
t <sub>PHL</sub>	Maximum Propagation Delay, A, B, or C to Output		20	35	ns	
t <sub>PLH</sub>	Maximum Propagation Delay, A, B, or C to Output		13	25	ns	
t <sub>PHL</sub>	Maximum Propagation Delay, G1 to Y Output		14	25	ns	
t <sub>PLH</sub>	Maximum Propagation Delay, G1 to Y Output		13	25	ns	
t <sub>PHL</sub>	Maximum Propagation Delay, G2A or G2B to Y Output		17	30	ns	
t <sub>PLH</sub>	Maximum Propagation Delay, G2A or G2B to Y Output		13	25	ns	

# **AC Electrical Characteristics**


 $V_{CC} = 5V \pm 10\%$ ,  $C_L = 50$  pF,  $t_r = t_f = 6$  ns (unless otherwise specified)


Symbol	Parameter	Conditions	T <sub>A</sub> =	25°C	$T_A = -40$ to $85^{\circ}C$	$T_{A}=-55$ to $125^{\circ}C$	Units
			Тур		Guaranteed L	imits	Units
t <sub>PHL</sub>	Maximum Propagation Delay		24	40	50	60	ns
	A, B, or C to Output						
t <sub>PLH</sub>	Maximum Propagation Delay		18	30	38	45	ns
	A, B, or C to Output						
t <sub>PHL</sub>	Maximum Propagation Delay		17	30	38	45	ns
	G1 to Y Output						
t <sub>PLH</sub>	Maximum Propagation Delay		20	30	38	45	ns
	G1 to Y Output						
t <sub>PHL</sub>	Maximum Propagation Delay		23	35	43	52	ns
	G2A or G2B to Y Output						
t <sub>PLH</sub>	Maximum Propagation Delay		18	30	38	45	ns
	G2A or G2B to Y Output						
t <sub>THL</sub> , t <sub>TLH</sub>	Maximum Output			15	19	22	ns
	Rise and Fall Time						
CIN	Input Capacitance			5	10	10	pF
C <sub>PD</sub>	Power Dissipation		55				pF
	Capacitance	(Note 6)					

Note 6:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} V_{CC} f + I_{CC}$ .



**MM74HCT138** 





Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.