+3 V/+5 V/±5 V CMOS 4-/8-Channel Analog Multiplexers

ADG658/ADG659

FEATURES

±2 V to ±6 V Dual Supply
2 V to 12 V Single Supply
Automotive Temperature Range –40°C to +125°C
<0.1 nA Leakage Currents
45 Ω On Resistance over Full Signal Range
Rail-to-Rail Switching Operation
Single 8-to-1 Multiplexer ADG658
Differential 4-to-1 Multiplexer ADG659
16-Lead LFCSP/TSSOP Packages
Typical Power Consumption <0.1 μW
TTL/CMOS Compatible Inputs
Package Upgrades to 74HC4051/74HC4052 and MAX4051/MAX4052/MAX4581/MAX4582

APPLICATIONS

Automotive Applications
Automatic Test Equipment
Data Acquisition Systems
Battery-Powered Systems
Communication Systems
Audio and Video Signal Routing
Relay Replacement
Sample-and-Hold Systems
Industrial Control Systems

FUNCTIONAL BLOCK DIAGRAM



SWITCHES SHOWN FOR A LOGIC 1 INPUT

GENERAL DESCRIPTION

The ADG658 and ADG659 are low voltage, CMOS analog multiplexers comprised of eight single channels and four differential channels, respectively. The ADG658 switches one of eight inputs (S1–S8) to a common output, D, as determined by the 3-bit binary address lines A0, A1, and A2. The ADG659 switches one of four differential inputs to a common differential output, as determined by the 2-bit binary address lines A0 and A1. An $\overline{EN}$ input on both devices is used to enable or disable the device. When disabled, all channels are switched off.

These parts are designed on an enhanced process that provides lower power dissipation yet gives high switching speeds. These parts can operate equally well as either multiplexers or demultiplexers and have an input range that extends to the supplies. All channels exhibit break-before-make switching action, preventing momentary shorting when switching channels. All digital inputs have 0.8 V to 2.4 V logic thresholds, ensuring TTL/CMOS logic compatibility when using single +5 V or dual ±5 V supplies.

The ADG658 and ADG659 are available in 16-lead TSSOP packages and 16-lead 4 mm × 4 mm LFCSP packages.

PRODUCT HIGHLIGHTS

1. Single- and dual-supply operation. The ADG658 and ADG659 offer high performance and are fully specified and guaranteed with ±5 V, +5 V, and +3 V supply rails.
2. Automotive temperature range –40°C to +125°C.
3. Low power consumption, typically <0.1 μW.
4. 16-lead 4 mm × 4 mm LFCSP packages and 16-lead TSSOP package.

REV. 0

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 www.analog.com
Fax: 781/326-8703

ADG658/ADG659–SPECIFICATIONS

DUAL SUPPLY[1] (V_{DD} = +5 V ±10%, V_{SS} = –5 V ±10%, GND = 0 V, unless otherwise noted.)

Parameter	+25°C	B Version –40°C to +85°C	Y Version –40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			V_{SS} to V_{DD}	V	V_{DD} = +4.5 V, V_{SS} = –4.5 V
On Resistance (R_{ON})	45			Ω typ	V_S = ±4.5 V, I_S = 1 mA;
	75	90	100	Ω max	Test Circuit 1
On Resistance Match between	1.3			Ω typ	
Channels (ΔR_{ON})	3	3.2	3.5	Ω max	V_S = 3.5 V, I_S = 1 mA
On Resistance Flatness ($R_{FLAT(ON)}$)	10			Ω typ	V_{DD} = +5 V, V_{SS} = –5 V;
	16	17	18	Ω max	V_S = ±3 V, I_S = 1 mA
LEAKAGE CURRENTS					V_{DD} = +5.5 V, V_{SS} = –5.5 V
Source OFF Leakage I_S (OFF)	±0.005			nA typ	V_D = ±4.5 V, V_S = ∓4.5 V;
	±0.2		±5	nA max	Test Circuit 2
Drain OFF Leakage I_D (OFF)	±0.005			nA typ	V_D = ±4.5 V, V_S = ∓4.5 V;
ADG658	±0.2		±5	nA max	Test Circuit 3
ADG659	±0.1		±2.5	nA max	
Channel ON Leakage I_D, I_S (ON)	±0.005			nA typ	V_D = V_S = ±4.5 V; Test Circuit 4
ADG658	±0.2		±5	nA max	
ADG659	±0.1		±2.5	nA max	
DIGITAL INPUTS					
Input High Voltage, V_{INH}			2.4	V min	
Input Low Voltage, V_{INL}			0.8	V max	
Input Current					
I_{INL} or I_{INH}	0.005			μA typ	V_{IN} = V_{INL} or V_{INH}
			±1	μA max	
C_{IN}, Digital Input Capacitance	2			pF typ	
DYNAMIC CHARACTERISTICS[2]					
t_{TRANS}	80			ns typ	R_L = 300 Ω, C_L = 35 pF
	115	140	165	ns max	V_S = 3 V; Test Circuit 5
t_{ON} ($\overline{EN}$)	80			ns typ	R_L = 300 Ω, C_L = 35 pF
	115	140	165	ns max	V_S = 3 V; Test Circuit 7
t_{OFF} ($\overline{EN}$)	30			ns typ	R_L = 300 Ω, C_L = 35 pF
	45	50	55	ns max	V_S = 3 V; Test Circuit 7
Break-Before-Make Time Delay, t_{BBM}	50			ns typ	R_L = 300 Ω, C_L = 35 pF
			10	ns min	V_{S1} = V_{S2} = 3 V; Test Circuit 6
Charge Injection	2			pC typ	V_S = 0 V, R_S = 0 Ω,
	4			pC max	C_L = 1 nF; Test Circuit 8
Off Isolation	–90			dB typ	R_L = 50 Ω, C_L = 5 pF, f = 1 MHz; Test Circuit 9
Total Harmonic Distortion, THD + N	0.025			% typ	R_L = 600 Ω, 2 V p-p, f = 20 Hz to 20 kHz
Channel-to-Channel Crosstalk (ADG659)	–90			dB typ	R_L = 50 Ω, C_L = 5 pF, f = 1 MHz; Test Circuit 11
–3 dB Bandwidth					
ADG658	210			MHz typ	R_L = 50 Ω, C_L = 5 pF;
ADG659	400			MHz typ	Test Circuit 10
C_S (OFF)	4			pF typ	f = 1 MHz
C_D (OFF)					
ADG658	23			pF typ	f = 1 MHz
ADG659	12			pF typ	f = 1 MHz
C_D, C_S (ON)					
ADG658	28			pF typ	f = 1 MHz
ADG659	16			pF typ	f = 1 MHz
POWER REQUIREMENTS					V_{DD} = +5.5 V, V_{SS} = –5.5 V
I_{DD}	0.01			μA typ	Digital Inputs = 0 V or 5.5 V
			1	μA max	
I_{SS}	0.01			μA typ	Digital Inputs = 0 V or 5.5 V
			1	μA max	

NOTES

[1]Temperature range is as follows: B Version: –40°C to +85°C. Y Version: –40°C to +125°C.

[2]Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

SINGLE SUPPLY[1] (V_{DD} = 5 V ±10%, V_{SS} = 0 V, GND = 0 V, unless otherwise noted.)

Parameter	+25°C	B Version –40°C to +85°C	Y Version –40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 to V_{DD}	V	V_{DD} = 4.5 V, V_{SS} = 0 V
On Resistance (R_{ON})	85			Ω typ	V_S = 0 V to 4.5 V, I_S = 1 mA;
	150	160	200	Ω max	Test Circuit 1
On Resistance Match between	4.5			Ω typ	V_S = 3.5 V, I_S = 1 mA
Channels (ΔR_{ON})	8	9	10	Ω max	
On Resistance Flatness ($R_{FLAT(ON)}$)	13	14	16	Ω typ	V_{DD}= 5 V, V_{SS} = 0 V
					V_S = 1.5 V to 4 V, I_S = 1 mA
LEAKAGE CURRENTS					V_{DD} = 5.5 V
Source OFF Leakage I_S (OFF)	±0.005			nA typ	V_S = 1 V/4.5 V, V_D = 4.5 V/1 V;
	±0.2		±5	nA max	Test Circuit 2
Drain OFF Leakage I_D (OFF)	±0.005			nA typ	V_S = 1 V/4.5 V, V_D = 4.5 V/1 V;
ADG658	±0.2		±5	nA max	Test Circuit 3
ADG659	±0.1		±2.5	nA max	
Channel ON Leakage I_D, I_S (ON)	±0.005			nA typ	V_S = V_D = 1 V or 4.5 V, Test Circuit 4
ADG658	±0.2		±5	nA max	
ADG659	±0.1		±2.5	nA max	
DIGITAL INPUTS					
Input High Voltage, V_{INH}			2.4	V min	
Input Low Voltage, V_{INL}			0.8	V max	
Input Current					
I_{INL} or I_{INH}	0.005			µA typ	V_{IN} = V_{INL} or V_{INH}
			±1	µA max	
C_{IN}, Digital Input Capacitance	2			pF typ	
DYNAMIC CHARACTERISTICS[2]					
t_{TRANS}	120			ns typ	R_L = 300 Ω, C_L = 35 pF
	200	270	300	ns max	V_S = 3 V; Test Circuit 5
t_{ON} ($\overline{EN}$)	120			ns typ	R_L = 300 Ω, C_L = 35 pF
	190	245	280	ns max	V_S = 3 V; Test Circuit 7
t_{OFF} ($\overline{EN}$)	35			ns typ	R_L = 300 Ω, C_L = 35 pF
	50	60	70	ns max	V_S = 3 V; Test Circuit 7
Break-Before-Make Time Delay, t_{BBM}	100			ns typ	R_L = 300 Ω, C_L = 35 pF
			10	ns min	V_{S1} = V_{S2} = 3 V; Test Circuit 6
Charge Injection	0.5			pC typ	V_S = 2.5 V, R_S = 0 Ω, C_L = 1 nF;
	1			pC max	Test Circuit 8
Off Isolation	–90			dB typ	R_L = 50 Ω, C_L = 5 pF, f = 1 MHz; Test Circuit 9
Channel-to-Channel Crosstalk (ADG659)	–90			dB typ	R_L = 50 Ω, C_L = 5 pF; f = 1 MHz; Test Circuit 11
–3 dB Bandwidth					
ADG658	180			MHz typ	R_L = 50 Ω, C_L = 5 pF;
ADG659	330			MHz typ	Test Circuit 10
C_S (OFF)	5			pF typ	f = 1 MHz
C_D (OFF)					
ADG658	29			pF typ	f = 1 MHz
ADG659	15			pF typ	f = 1 MHz
C_D, C_S (ON)					
ADG658	30			pF typ	f = 1 MHz
ADG659	16			pF typ	f = 1 MHz
POWER REQUIREMENTS					V_{DD} = 5.5 V
I_{DD}	0.01			µA typ	Digital Inputs = 0 V or 5.5 V
			1	µA max	

NOTES

[1]Temperature range is as follows: B Version: –40°C to +85°C. Y Version: –40°C to +125°C.

[2]Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

ADG658/ADG659–SPECIFICATIONS

SINGLE SUPPLY[1] (V_{DD} = 2.7 V to 3.6 V, V_{SS} = 0 V, GND = 0 V, unless otherwise noted.)

Parameter	+25°C	B Version –40°C to +85°C	Y Version –40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 to V_{DD}	V	V_{DD} = 2.7 V, V_{SS} = 0 V
On Resistance (R_{ON})	185			Ω typ	V_S = 0 V to 2.7 V, I_S = 0.1 mA;
	300	350	400	Ω max	Test Circuit 1
On Resistance Match between	2			Ω typ	V_S = 1.5 V, I_S = 0.1 mA
Channels (ΔR_{ON})	4.5	6	7	Ω max	
LEAKAGE CURRENTS					V_{DD} = 3.3 V
Source OFF Leakage I_S (OFF)	±0.005			nA typ	V_S = 1 V/3 V, V_D = 3 V/1 V;
	±0.2		±5	nA max	Test Circuit 2
Drain OFF Leakage I_D (OFF)	±0.005			nA typ	V_S = 1 V/3 V, V_D = 3 V/1 V;
ADG658	±0.2		±5	nA max	Test Circuit 3
ADG659	±0.1		±2.5	nA max	
Channel ON Leakage I_D, I_S (ON)	±0.005			nA typ	V_S = V_D = 1 V or 3 V; Test Circuit 4
ADG658	±0.2		±5	nA max	
ADG659	±0.1		±2.5	nA max	
DIGITAL INPUTS					
Input High Voltage, V_{INH}			2.0	V min	
Input Low Voltage, V_{INL}			0.5	V max	
Input Current					
I_{INL} or I_{INH}	0.005			μA typ	V_{IN} = V_{INL} or V_{INH}
			±1	μA max	
C_{IN}, Digital Input Capacitance	2			pF typ	
DYNAMIC CHARACTERISTICS[2]					
t_{TRANS}	200			ns typ	R_L = 300 Ω, C_L = 35 pF
	370	440	490	ns max	V_S = 1.5 V; Test Circuit 7
t_{ON} ($\overline{EN}$)	230			ns typ	R_L = 300 Ω, C_L = 35 pF
	370	440	490	ns max	V_S = 1.5 V; Test Circuit 7
t_{OFF} ($\overline{EN}$)	50			ns typ	R_L = 300 Ω, C_L = 35 pF
	80	90	110	ns max	V_S = 1.5 V; Test Circuit 7
Break-Before-Make Time Delay, t_{BBM}	200			ns typ	R_L = 300 Ω, C_L = 35 pF
			10	ns min	V_{S1} = V_{S2} = 1.5 V; Test Circuit 6
Charge Injection	1			pC typ	V_S = 1.5 V, R_S = 0 Ω, C_L = 1 nF;
	2			pC max	Test Circuit 8
Off Isolation	–90			dB typ	R_L = 50 Ω, C_L = 5 pF, f = 1 MHz; Test Circuit 9
Channel-to-Channel Crosstalk (ADG659)	–90			dB typ	R_L = 50 Ω, C_L = 5 pF, f = 1 MHz; Test Circuit 11
–3 dB Bandwidth					
ADG658	160			MHz typ	R_L = 50 Ω, C_L = 5 pF;
ADG659	300			MHz typ	Test Circuit 10
C_S (OFF)	5			pF typ	f = 1 MHz
C_D (OFF)					
ADG658	29			pF typ	f = 1 MHz
ADG659	15			pF typ	f = 1 MHz
C_D, C_S (ON)					
ADG658	30			pF typ	f = 1 MHz
ADG659	16			pF typ	f = 1 MHz
POWER REQUIREMENTS					V_{DD} = 3.6 V
I_{DD}	0.01			μA typ	Digital Inputs = 0 V or 3.6 V
			1	μA max	

NOTES

[1]Temperature range is as follows: B Version: –40°C to +85°C. Y Version: –40°C to +125°C.

[2]Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS[1]

(T_A = 25°C, unless otherwise noted.)

V_{DD} to V_{SS} . . . . . 13 V
V_{DD} to GND . . . . . –0.3 V to +13 V
V_{SS} to GND . . . . . +0.3 V to –6.5 V
Analog Inputs[2] . . . . . V_{SS} – 0.3 V to V_{DD} + 0.3 V
Digital Inputs[2] . . . . . GND – 0.3 V to V_{DD} + 0.3 V
or 10 mA, whichever occurs first
Peak Current, S or D . . . . . 40 mA
(Pulsed at 1 ms, 10% duty cycle max)
Continuous Current, S or D . . . . . 20 mA
Operating Temperature Range
Automotive (Y Version) . . . . . –40°C to +125°C
Industrial (B Version) . . . . . –40°C to +85°C
Storage Temperature Range . . . . . –65°C to +150°C
Junction Temperature . . . . . 150°C
θ_{JA} Thermal Impedance, 16-Lead TSSOP . . . . . 150.4°C/W
θ_{JA} Thermal Impedance (4-Layer Board),
16-Lead LFCSP . . . . . 70°C/W
Lead Temperature, Soldering
Vapor Phase (60 sec) . . . . . 215°C
Infrared (15 sec) . . . . . 220°C
ESD . . . . . 5.5 kV

NOTES

[1]Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

[2]Overvoltages at A_X, $\overline{EN}$, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG658/ADG659 feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADG658YRU	–40°C to +125°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG658YCP	–40°C to +85°C	Lead Frame Chip Scale Package (LFCSP)	CP-16
ADG659YRU	–40°C to +125°C	Thin Shrink Small Outline Package (TSSOP)	RU-16
ADG659YCP	–40°C to +85°C	Lead Frame Chip Scale Package (LFCSP)	CP-16

Table I. ADG658 Truth Table

A2	A1	A0	$\overline{EN}$	Switch Condition
X	X	X	1	NONE
0	0	0	0	1
0	0	1	0	2
0	1	0	0	3
0	1	1	0	4
1	0	0	0	5
1	0	1	0	6
1	1	0	0	7
1	1	1	0	8

X = Don't Care

Table II. ADG659 Truth Table

A1	A0	$\overline{EN}$	On Switch Pair
X	X	1	NONE
0	0	0	1
0	1	0	2
1	0	0	3
1	1	0	4

X = Don't Care

PIN CONFIGURATIONS

TSSOP



LFCSP



TERMINOLOGY

Parameter	Description
V_{DD}	Most Positive Power Supply Potential.
V_{SS}	Most Negative Power Supply Potential.
I_{DD}	Positive Supply Current.
I_{SS}	Negative Supply Current.
GND	Ground (0 V) Reference.
S	Source Terminal. May be an input or output.
D	Drain Terminal. May be an input or output.
A_X	Logic Control Input.
$\overline{EN}$	Active Low Digital Input. When high, device is disabled and all switches are OFF. When low, A_X logic inputs determine ON switch.
V_D (V_S)	Analog Voltage on Terminals D, S.
R_{ON}	Ohmic Resistance between D and S.
ΔR_{ON}	On Resistance Match between Any Two Channels, i.e., R_{ON} max – R_{ON} min.
$R_{FLAT(ON)}$	Flatness is defined as the difference between the maximum and minimum value of ON Resistance as measured over the specified analog signal range.
I_S (OFF)	Source Leakage Current with the Switch OFF.
I_D (OFF)	Drain Leakage Current with the Switch OFF.
I_D, I_S (ON)	Channel Leakage Current with the Switch ON.
V_{INL}	Maximum Input Voltage for Logic 0.
V_{INH}	Minimum Input Voltage for Logic 1.
I_{INL}(I_{INH})	Input Current of the Digital Input.
C_S (OFF)	OFF Switch Source Capacitance. Measured with reference to ground.
C_D (OFF)	OFF Switch Drain Capacitance. Measured with reference to ground.
C_D, C_S (ON)	ON Switch Capacitance. Measured with reference to ground.
C_{IN}	Digital Input Capacitance.
t_{ON}	Delay between Applying the Digital Control Input and the Output Switching ON. See Test Circuit 7.
t_{OFF}	Delay between Applying the Digital Control Input and the Output Switching OFF.
t_{BBM}	ON Time. Measured between 80% points of both switches when switching from one address state to another.
Charge Injection	Measure of the Glitch Impulse Transferred from the Digital Input to the Analog Output during Switching.
Off Isolation	Measure of Unwanted Signal Coupling through an OFF Switch.
Crosstalk	Measure of Unwanted Signal Coupled through from One Channel to Another as a Result of Parasitic Capacitance.
Bandwidth	The Frequency at which the Output is Attenuated by 3 dB.
On Response	The Frequency Response of the ON Switch.
Insertion Loss	The Loss Due to the ON Resistance of the Switch.

Typical Performance Characteristics–ADG658/ADG659



TPC 1. On Resistance vs. V_D (V_S) for Dual Supply



TPC 2. On Resistance vs. V_D (V_S) for Single Supply



TPC 3. On Resistance vs. V_D (V_S) for Different Temperatures (Dual Supply)



TPC 4. On Resistance vs. V_D (V_S) for Different Temperatures (Single Supply)



TPC 5. On Resistance vs. V_D (V_S) for Different Temperatures (Single Supply)



TPC 6. Leakage Currents vs. Temperature (Dual Supply)



TPC 7. Leakage Currents vs. Temperature (Single Supply)



TPC 8. Charge Injection vs. Source Voltage



TPC 9. t_{ON}/t_{OFF} Times vs. Temperature (Dual Supply)



TPC 10. t_{ON}/t_{OFF} Times vs. Temperature (Single Supply)



TPC 11. ON Response vs. Frequency (ADG658)



TPC 12. ON Response vs. Frequency (ADG659)



TPC 13. OFF Isolation vs. Frequency



TPC 14. Crosstalk vs. Frequency



TPC 15. THD + Noise



TPC 16. V_{DD} Current vs. Logic Level



TPC 17. Logic Threshold Voltage vs. Supply Voltage

Test Circuits



Test Circuit 1. On Resistance



Test Circuit 3. I_D (OFF)



Test Circuit 2. I_S (OFF)



Test Circuit 4. I_D (ON)





Test Circuit 5. Switching Time of Multiplexer, $t_{TRANSITION}$





Test Circuit 6. Break-Before-Make Delay, t_{BBM}



Test Circuit 7. Enable Delay, t_{ON} ($\overline{EN}$), t_{OFF} ($\overline{EN}$)



Test Circuit 8. Charge Injection



Test Circuit 9. OFF Isolation



Test Circuit 10. Bandwidth



Test Circuit 11. Channel-to-Channel Crosstalk

OUTLINE DIMENSIONS

16-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-16)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-153AB

16-Lead Lead Frame Chip Scale Package [LFCSP]
4 mm × 4 mm Body
(CP-16)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-220-VGGC

PRINTED IN U.S.A.

C03273–0–2/03(0)