



**Integrated  
Circuit  
Systems, Inc.**

# ICS9179-12

## 3 DIMM Buffer

### General Description


The ICS9179-12 is a buffer intended for reduced pin count 2 - chip Intel BX chipset designs

An I<sup>2</sup>C interface is included, enabling individual outputs to be turned on or off. With 13 outputs, up to 3 DIMMs are supported.


### Features

- Thirteen high speed, low noise buffers, supports up to three SDRAM DIMMs.
- Buffer outputs skew matched to within 250 ps.
- I<sup>2</sup>C Serial Configuration interface to allow individual OUTPUTs to be stopped low.
- Multiple VDD, VSS pins for noise reduction
- 3.3V±5% supply voltage
- 28-pin SOIC and SSOP package
- Propagation delay between 1 to 5.5ns
- Operation to 133MHz at 3.3V±5%

### Block Diagram



### Pin Configuration



### 28-Pin SOIC and SSOP

\* Internal pull-up resistor of 100K Ohms to 3.3V on indicated inputs

### Power Groups

VDD (0:4), GND (0:4) = Power supply for OUTPUT buffer

VDDI, GNDI = Power supply for I<sup>2</sup>C circuitry

# ICS9179-12



## Pin Descriptions

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
2, 3, 6, 7, 10, 11, 12, 18, 19, 22, 23, 26, 27	OUTPUT (0:12)	OUT	Clock outputs <sup>1</sup>
9	BUF_IN	IN	Input for buffers
14	SDATA	I/O	Data pin for I <sup>2</sup> C circuitry <sup>3</sup>
15	SCLK	I/O	Clock pin for I <sup>2</sup> C circuitry <sup>3</sup>
1, 5, 20, 24, 28	VDD (0:4)	PWR	3.3V Power supply for OUTPUT buffers
4, 8, 17, 21, 25	GND (0:4)	PWR	Ground for OUTPUT buffers
13	VDDI	PWR	3.3V Power supply for I <sup>2</sup> C circuitry and internal logic
16	GNDI	PWR	Ground for I <sup>2</sup> C circuitry and internal logic

### Notes:

1. At power up all thirteen OUTPUTs are enabled and active.
2. OE has a 100K Ohm internal pull-up resistor to keep all outputs active.
3. The SDATA and SCLK inputs both have internal pull-up resistors with values above 100K Ohms.



## Technical Pin Function Descriptions

### **VDD**

This is the power supply to the internal core logic of the device as well as the clock output buffers for OUTPUT (0:12).

This pin operates at 3.3V volts. Clocks from the listed buffers that it supplies will have a voltage swing from Ground to this level. For the actual guaranteed high and low voltage levels for the Clocks, please consult the DC parameter table in this data sheet.

### **GND**

This is the power supply ground (common or negative) return pin for the internal core logic and all the output buffers.

### **OUTPUT (0:12)**

These Output Clocks are used to drive Dynamic RAM's and are low skew copies of the CPU Clocks. The voltage swing of the OUTPUTs output is controlled by the supply voltage that is applied to VDD of the device, operates at 3.3 volts.

### **I<sup>2</sup>C**

The SDATA and SCLOCK Inputs are used to program the device. The clock generator is a slave-receiver device in the I<sup>2</sup>C protocol. It will allow read-back of the registers. See configuration map for register functions. The I<sup>2</sup>C specification in Philips I<sup>2</sup>C Peripherals Data Handbook (1996) should be followed.

### **BUF\_IN**

Input for Fanout buffers (OUTPUT 0:12).

### **VDDI**

This is the power supply to I<sup>2</sup>C circuitry.

---



## General I<sup>2</sup>C serial interface information

The information in this section assumes familiarity with I<sup>2</sup>C programming.  
For more information, contact ICS for an I<sup>2</sup>C programming application note.

### How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address D2<sub>(H)</sub>
- ICS clock will **acknowledge**
- Controller (host) sends a dummy command code
- ICS clock will **acknowledge**
- Controller (host) sends a dummy byte count
- ICS clock will **acknowledge**
- Controller (host) starts sending first byte (Byte 0) through byte 5
- ICS clock will **acknowledge** each byte *one at a time*.
- Controller (host) sends a Stop bit

How to Write:	
Controller (Host)	ICS (Slave/Receiver)
Start Bit	
Address D2 <sub>(H)</sub>	
	<b>ACK</b>
Dummy Command Code	
	<b>ACK</b>
Dummy Byte Count	
	<b>ACK</b>
Byte 0	
	<b>ACK</b>
Byte 1	
	<b>ACK</b>
Byte 2	
	<b>ACK</b>
Byte 3	
	<b>ACK</b>
Byte 4	
	<b>ACK</b>
Byte 5	
	<b>ACK</b>
Byte 6	
	<b>ACK</b>
Stop Bit	

### How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the read address D3<sub>(H)</sub>
- ICS clock will **acknowledge**
- ICS clock will send the **byte count**
- Controller (host) acknowledges
- ICS clock sends first byte (**Byte 0**) through **byte 6**
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a stop bit

How to Read:	
Controller (Host)	ICS (Slave/Receiver)
Start Bit	
Address D3 <sub>(H)</sub>	
	<b>ACK</b>
	<b>Byte Count</b>
ACK	
	<b>Byte 0</b>
ACK	
	<b>Byte 1</b>
ACK	
	<b>Byte 2</b>
ACK	
	<b>Byte 3</b>
ACK	
	<b>Byte 4</b>
ACK	
	<b>Byte 5</b>
ACK	
	<b>Byte 6</b>
ACK	
Stop Bit	

### Notes:

1. The ICS clock generator is a slave/receiver, I<sup>2</sup>C component. It can read back the data stored in the latches for verification. **Read-Back will support Intel PIIX4 "Block-Read" protocol.**
2. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
3. The input is operating at 3.3V logic levels.
4. The data byte format is 8 bit bytes.
5. To simplify the clock generator I<sup>2</sup>C interface, the protocol is set to use only **"Block-Writes"** from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
6. At power-on, all registers are set to a default condition, as shown.



## Serial Configuration Command Bitmaps

**Byte 0: OUTPUT Clock Register (Default=0)**

BIT	PIN#	PWD	DESCRIPTION
Bit7	11	1	OUTPUT5
Bit6	10	1	OUTPUT4
Bit5	-	1	Reserved
Bit4	-	1	Reserved
Bit3	7	1	OUTPUT3
Bit2	6	1	OUTPUT2
Bit1	3	1	OUTPUT1
Bit0	2	1	OUTPUT0

**Byte 1: OUTPUT Clock Register**

BIT	PIN#	PWD	DESCRIPTION
Bit 7	27	1	OUTPUT11 (Act/Inact)
Bit 6	26	1	OUTPUT10 (Act/Inact)
Bit 5	23	1	OUTPUT9 (Act/Inact)
Bit 4	22	1	OUTPUT8 (Act/Inact)
Bit 3	-	1	Reserved
Bit 2	-	1	Reserved
Bit 1	19	1	OUTPUT7 (Act/Inact)
Bit 0	18	1	OUTPUT6 (Act/Inact)

**Byte 2: OUTPUT Clock Register**

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	1	Reserved
Bit 6	12	1	OUTPUT12 (Act/Inact)
Bit 5	-	1	Reserved
Bit 4	-	1	Reserved
Bit 3	-	1	Reserved
Bit 2	-	1	Reserved
Bit 1	-	1	Reserved
Bit 0	-	1	Reserved

**Functionality**

OE#	OUTPUT (0:13)
0	Hi-Z
1	1 X BUF_IN

**Notes:** 1 = Enabled; 0 = Disabled, outputs held low

**Note:** PWD = Power-Up Default

## ICS9279-12 Power Consumption

The values below are estimates of target specifications.

Condition	Max 3.3V supply consumption Max discrete cap loads VDD = 3.465V All static inputs = VDD or GND
No Clock Mode (BUF_IN - VDD1 or GND) I <sup>2</sup> C Circuitry Active	3mA
Active 66MHz (BUF_IN = 66.66MHz)	230mA
Active 100MHz (BUF_IN = 100.00MHz)	360mA
Active 133MHz (BUF_IN = 133.33MHz)	500mA



## Absolute Maximum Ratings

Supply Voltage .....	7.0 V
Logic Inputs .....	GND -0.5 V to V <sub>DD</sub> +0.5 V
Ambient Operating Temperature .....	0°C to +70°C
Storage Temperature .....	-65°C to +150°C

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

## Electrical Characteristics - Input & Supply

T<sub>A</sub> = 0 - 70°C; Supply Voltage V<sub>DD</sub> = 3.3 V +/-5% (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	V <sub>IH</sub>		2		V <sub>DD</sub> +0.3	V
Input Low Voltage	V <sub>IL</sub>		V <sub>SS</sub> -0.3		0.8	V
Input High Current	I <sub>IH</sub>	V <sub>IN</sub> = V <sub>DD</sub>			5	uA
Input Low Current	I <sub>IL</sub>	V <sub>IN</sub> = 0 V; Inputs with no pull-up resistors	-5			uA
	I <sub>IL</sub>	V <sub>IN</sub> = 0 V; Inputs with 100K pull-up resistors	-60			uA
Operating Supply Current	I <sub>DD1</sub>	C <sub>L</sub> = 0 pF; F <sub>IN</sub> @ 66MHz		80	120	mA
	I <sub>DD2</sub>	C <sub>L</sub> = 0 pF; F <sub>IN</sub> @ 100MHz		120	180	mA
	I <sub>DD3</sub>	C <sub>L</sub> = 0 pF; F <sub>IN</sub> @ 133MHz		160	250	mA
	I <sub>DD4</sub>	C <sub>L</sub> = 30 pF; RS=33Ω; F <sub>IN</sub> @ 66MHz		180	230	mA
	I <sub>DD5</sub>	C <sub>L</sub> = 30 pF; RS=33Ω; F <sub>IN</sub> @ 100MHz		240	360	mA
	I <sub>DD6</sub>	C <sub>L</sub> = 30 pF; RS=33Ω; F <sub>IN</sub> @ 133MHz		300	500	mA
Input frequency	F <sub>1</sub> <sup>1</sup>	V <sub>DD</sub> = 3.3 V; All Outputs Loaded	10		133	MHz
Input Capacitance	C <sub>IN</sub> <sup>1</sup>	Logic Inputs			5	pF

<sup>1</sup>Guaranteed by design, not 100% tested in production.








### Electrical Characteristics - Outputs

T<sub>A</sub> = 0 - 70C; V<sub>DD</sub> = V<sub>DDL</sub> = 3.3 V +/-5%; C<sub>L</sub> = 20 - 30 pF (unless otherwise stated)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	R <sub>DSP</sub>	V <sub>O</sub> = V <sub>DD</sub> *(0.5)	10		24	Ω
Output Impedance	R <sub>DSN</sub>	V <sub>O</sub> = V <sub>DD</sub> *(0.5)	10		24	Ω
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -30 mA	2.6			V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 23 mA			0.4	V
Output High Current	I <sub>OH</sub>	V <sub>OH</sub> = 2.0 V			-54	mA
Output Low Current	I <sub>OL</sub>	V <sub>OL</sub> = 0.8 V	40			mA
Rise Time <sup>1</sup>	T <sub>r</sub>	V <sub>OL</sub> = 0.4 V, V <sub>OH</sub> = 2.4 V			1.33	ns
Fall Time <sup>1</sup>	T <sub>f</sub>	V <sub>OH</sub> = 2.4 V, V <sub>OL</sub> = 0.4 V			1.33	ns
Duty Cycle <sup>1</sup>	D <sub>t</sub>	V <sub>T</sub> = 1.5 V	45		55	%
Skew <sup>1</sup>	T <sub>sk</sub>	V <sub>T</sub> = 1.5 V			250	ps
Propagation <sup>1</sup>	T <sub>PROP1</sub>	V <sub>T</sub> = 1.5 V	1		5.5	ns
	T <sub>PROP2</sub>	V <sub>T</sub> = 50% BIN to 10% OUT	1		5	ns
	T <sub>PROPEN</sub>	V <sub>T</sub> = 1.5 V	1		8	ns
	T <sub>PROPDIS</sub>	V <sub>T</sub> = 1.5 V	1		8	ns

<sup>1</sup>Guaranteed by design, not 100% tested in production.

# ICS9179-12



SYMBOL	COMMON DIMENSIONS			VARIATIONS	D		
	MIN.	NOM.	MAX.		MIN.	NOM.	MAX.
A	0.068	0.073	0.078	14	0.239	0.244	0.249
A1	0.002	0.005	0.008	16	0.239	0.244	0.249
A2	0.066	0.068	0.070	20	0.278	0.284	0.289
b	0.010	0.012	0.015	24	0.318	0.323	0.328
c	0.004	0.006	0.008	28	0.397	0.402	0.407
D	See Variations			30	0.397	0.402	0.407
E	0.205	0.209	0.212	<b>28 Pin SSOP Package</b>			
e		0.0256 BSC					
H	0.301	0.307	0.311				
L	0.025	0.030	0.037				
N	See Variations						
∞	0°	4°	8°				



LEAD COUNT	28L
DIMENSIONL	0.704

### SOIC Package

### Ordering Information

#### ICS9179M-12

Example:

**ICS XXXX M - PPP**

