FUJITSU SEMICONDUCTOR
DATA SHEET

DS07-13703-2E

16-bit Proprietary Microcontroller

CMOS

F²MC-16LX MB90540/545 Series

MB90F543/F549/V540

■ DESCRIPTION

The MB90540/545 series with FULL-CAN[1] and FLASH ROM is specially designed for automotive and industrial applications. Its main features are two on board CAN Interfaces (one for MB90V545 series), which conform to V2.0 Part A and Part B, supporting very flexible message buffer scheme and so offering more functions than a normal full CAN approach. The instruction set by F²MC-16LX CPU core inherits an AT architecture of the F²MC[2] family with additional instruction sets for high-level languages, extended addressing mode, enhanced multiplication/division instructions, and enhanced bit manipulation instructions.The micro controller has a 32-bit accumulator for processing long word data.The MB90540/545 series has peripheral resources of 8/10-bit A/D converters, UART(SCI), extended I/O serial interfaces, 8/16-bit timer, I/O timer (input capture(ICU), output compare (OCU)).

[1]:Controller Area Network (CAN) - License of Robert Bosch GmbH.

[2]:F²MC stands for FUJITSU Flexible Microcontroller.

■ FEATURES

• Clock
Embedded PLL clock multiplication circuit
Operating clock (PLL clock) can be selected from: divided-by-2 of oscillation or one to four times the oscillation
Minimum instruction execution time: 62.5 ns (operation at oscillation of 4 MHz, four times the oscillation clock, V_{CC} of 5.0V)
Subsystem Clock: 32 kHz

(Continued)

■ PACKAGE

100-pin Plastic QFP

(FPT-100P-M06)

(Continued)
- Instruction set to optimize controller applications
  Rich data types (bit, byte, word, long word)
  Rich addressing mode (23 types)
  Enhanced signed multiplication/division instruction and RETI instruction functions
  Enhanced precision calculation realized by the 32-bit accumulator
- Instruction set designed for high level language (C language) and multi-task operations
  Adoption of system stack pointer
  Enhanced pointer indirect instructions
  Barrel shift instructions
- Program patch function (for two address pointers)
- Enhanced execution speed: 4-byte Instruction queue
- Enhanced interrupt function: 8 levels, 34 factors
- Automatic data transmission function independent of CPU operation
  Extended intelligent I/O service function (EI^{2}OS)
- Embedded ROM size and types
  Flash ROM: 128 Kbytes / 256 Kbytes
  Embedded RAM size: 6 Kbytes / 8 Kbytes (evaluation chip)
- Flash ROM
  Supports automatic programming, Embedded Algorithm TM*
  Write / Erase / Erase-Suspend / Resume commands
  A flag indicating completion of the algorithm
  Hard-wired reset vector available in order to point to a fixed boot sector in Flash Memory
  Erase can be performed on each block
  Block protection with external programming voltage
- Low-power consumption (stand-by) mode
  Sleep mode (mode in which CPU operating clock is stopped)
  Stop mode (mode in which oscillation is stopped)
  CPU intermittent operation mode
  Clock mode
  Hardware stand-by mode
- Process
  0.5 μm CMOS technology
- I/O port
  General-purpose I/O ports: 81 ports
- Timer
  Watchdog timer: 1 channel
  8/16-bit PPG timer: 8/16-bit $\times$ 4 channels
  16-bit re-load timer: 2 channels
- 16-bit I/O timer
  16-bit free-run timer: 1 channel
  Input capture: 8 channels
  Output compare: 4 channels
- Extended I/O serial interface: 1 channel
- UART 0
  With full-duplex double buffer (8-bit length)
  Clock asynchronized or clock synchronized (with start/stop bit) transmission can be selectively used.

(Continued)

(Continued)
- UART 1
  With full-duplex double buffer (8-bit length)
  Clock asynchronized or clock synchronized serial (extended I/O serial) can be used.
- External interrupt circuit (8 channels)
  A module for starting an extended intelligent I/O service (EI^{2}OS) and generating an external interrupt which is triggered by an external input.
- Delayed interrupt generation module
  Generates an interrupt request for switching tasks.
- 8/10-bit A/D converter (8 channels)
  8/10-bit resolution can be selectively used.
  Starting by an external trigger input.
  Conversion time: 26.3 μs
- FULL-CAN interfaces
  MB90540 series: 2 channel
  MB90545 series: 1 channel
  Conforming to Version 2.0 Part A and Part B
  Flexible message buffering (mailbox and FIFO buffering can be mixed)
- External bus interface: Maximum address space 16 Mbytes

*: Embedded Algorithm is a trade mark of Advanced Micro Devices Inc.

MB90540/545 Series

■ PRODUCT LINEUP

The following table provides a quick outlook of the MB90540/545 Series

| Features		MB90F543	MB90F549	MB90V540
Classification		Flash ROM product		Evaluation product
ROM size		128 Kbytes Boot Block	256 Kbytes Boot Block	None
ROM size		6 K		8 K
CPU functions		The number of instructions: 351 Instruction bit length: 8 bits, 16 bits Instruction length: 1 byte to 7 bytes Data bit length: 1bit, 8 bits, 16 bits Minimum execution time: 62.5 ns (at machine clock frequency of 16 MHz) Interrupt processing time: 1.5 μs (at machine clock frequency of 16 MHz, minimum value)		
UART 0		Clock synchronized transmission (500 K / 1M / 2 Mbps) Clock asynchronized transmission (4808 / 5208 / 9615 / 10417 / 19230 / 38460 / 62500 /500000 bps at machine clock frequency of 16 MHz) Transmission can be performed by bi-directional serial transmission or by master/slave connection.		
UART 1 (SCI)		Clock synchronized transmission (62.5 K/ 12 K/ 250 K/ 500 K/ 1 Mbps) Clock asynchronized transmission (1202/ 2404/ 4808/ 9615/ 31250 bps) Transmission can be performed by bi-directional serial Transmission or by master / slave connection.		
8/10-bit A/D converter		Conversion precision: 8/10-bit can be selectively used. Number of inputs: 8 One-shot conversion mode (converts selected channel once only) Scan conversion mode (converts two or mode successive channels and can program up to 8 channels) Continuous conversion mode (converts selected channel continuously) Stop conversion mode (converts selected channel and stop operation repeatedly)		
8/16-bit PPG timers		Number of channels: 8/16 bit $\times$ 4 channels PPG operation of 8-bit or 16 bit A pulse wave of given intervals and given duty ratios can be output. Pulse interval: fsys, fsys/2^1, fsys/2^2, fsys/2^3, fsys/2^4, 128 μs (at oscillation of 4 MHz, fsys = machine clock frequency of 16 MHz, fosc = oscillation clock frequency)		
16-bit Reload timer		Number of channels:2 Operation clock frequency: fsys/2^1, fsys/2^3, fsys/2^5 (fsys = System clock frequency) Supports External Event Count function		
16-bit I/O timer	16-bit Output compares	Number of channels: 4 Pin input factor: A match signal of compare register		
	Input captures	Number of channels: 8 Rewriting a register value upon a pin input (rising, falling, or both edges)		

(Continued)

Features	MB90F543	MB90F549	MB90V540
CAN Interface	Number of channels: 2(MB90540 series), 1(MB90545 series) Conforms to CAN Specification Version 2.0 Part A and B Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID's Supports multiple messages Flexible configuration of acceptance filtering: Full bit compare / Full bit mask / Two partial bit masks Supports up to 1 Mbps		
External interrupt circuit	Number of inputs: 8 Started by a rising edge, a falling edge, an "H" level input, or an "L" level input.		
Extended I/O serial interface	Clock synchronized transmission (31.25 K / 62.5 K /125 K / 500 K / 1 Mbps at machine clock frequency of 16 MHz) LSB first / MSB first		
Watchdog timer	Reset generation interval: 3.58 ms, 14.33 ms, 57.23 ms, 458.75 ms (at oscillation of 4 MHz, minimum value)		
Flash Memory	Supports automatic programming, Embedded Algorithm TM and Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Hard-wired reset vector available in order to point to a fixed boot sector in Flash Memory Boot block configuration Erase can be performed on each block Block protection with external programming voltage Flash Writer from Minato Electronics Inc.		
Low-power consumption (stand-by) mode	Sleep/ stop/ CPU intermittent operation/ clock timer/ hardware stand-by		
Process	CMOS		
Power supply voltage for operation	5 V $\pm$ 10 %		
Package	QFP-100		PGA-256

*: Varies with conditions such as operating frequency. (See section " ■ Electrical Characteristics".)

■ PIN ASSIGNMENT

(Top view)

Pin	Signal		Pin	Signal
1	P20/A16		80	X0A
2	P21/A17		79	X1A
3	P22/A18		78	PA0
4	P23/A19		77	$\overline{RST}$
5	P24/A20		76	P97/RX1
6	P25/A21		75	P96/TX1
7	P26/A22		74	P95/RX0
8	P27/A23		73	P94/TX0
9	P30/ALE		72	P93/INT3
10	P31/$\overline{RD}$		71	P92/INT2
11	Vss		70	P91/INT1
12	P32/$\overline{WRL}$/$\overline{WR}$		69	P90/INT0
13	P33/$\overline{WRH}$		68	P87/TOT1
14	P34/HRQ		67	P86/TIN1
15	P35/$\overline{HAK}$		66	P85/OUT1
16	P36/RDY		65	P84/OUT0
17	P37/CLK		64	P83/PPG3
18	P40/SOT0		63	P82/PPG2
19	P41/SCK0		62	P81/PPG1
20	P42/SIN0		61	P80/PPG0
21	P43/SIN1		60	P77/OUT3/IN7
22	P44/SCK1		59	P76/OUT2/IN6
23	Vcc		58	P75/IN5
24	P45/SOT1		57	P74/IN4
25	P46/SOT2		56	P73/IN3
26	P47/SCK2		55	P72/IN2
27	C		54	P71/IN1
28	P50/SIN2		53	P70/IN0
29	P51/INT4		52	$\overline{HST}$
30	P52/INT5		51	MD2

Top pins (100–81): P17/AD15, P16/AD14, P15/AD13, P14/AD12, P13/AD11, P12/AD10, P11/AD09, P10/AD08, P07/AD07, P06/AD06, P05/AD05, P04/AD04, P03/AD03, P02/AD02, P01/AD01, P00/AD00, Vcc, X1, X0, Vss

Bottom pins (31–50): P53/INT6, P54/INT7, P55/ADTG, AVcc, AVRH, AVRL, AVss, P60/AN0, P61/AN1, P62/AN2, P63/AN3, Vss, P64/AN4, P65/AN5, P66/AN6, P67/AN7, P56/TIN0, P57/TOT0, MD0, MD1

(FPT-100P-M06)

(Continued)

■ PIN DESCRIPTION

No.	Pin name	Circuit type	Function
82 83	X0 X1	A (Oscillation)	High speed oscillator input pins
80 79	X0A X1A	A (Oscillation)	Low speed oscillator input pins
77	$\overline{\text{RST}}$	B	External reset request input
52	$\overline{\text{HST}}$	C	Hardware standby input
85 to 92	P00 to P07	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode.
	AD00 to AD07		I/O pins for 8 lower bits of the external address/data bus. This function is enabled when the external bus is enabled.
93 to 100	P10 to P17	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode.
	AD08 to AD15		I/O pins for 8 higher bits of the external address/data bus. This function is enabled when the external bus is enabled.
1 to 8	P20 to P27	H	General I/O port with programmable pullup. This function is enabled in the single-chip mode.
	A16 to A23		8-bit I/O pins for A16 to A23 at the external address bus. This function is enabled when the external bus is enabled.
9	P30	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode.
	ALE		Address latch enable output pin. This function is enabled when the external bus is enabled.
10	P31	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode.
	$\overline{\text{RD}}$		Read strobe output pin for the data bus. This function is enabled when the external bus is enabled.
12	P32	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the $\overline{\text{WR}}/\overline{\text{WRL}}$ pin output is disabled.
	$\overline{\text{WRL}}$ $\overline{\text{WR}}$		Write strobe output pin for the data bus. This function is enabled when both the external bus and the $\overline{\text{WR}}/\overline{\text{WRL}}$ pin output are enabled. $\overline{\text{WRL}}$ is write-strobe output pin for the lower 8 bits of the data bus in 16-bit access. $\overline{\text{WR}}$ is write-strobe output pin for the 8 bits of the data bus in 8-bit access.
13	P33	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode or external bus 8-bit mode or when $\overline{\text{WRH}}$ pin output is disabled.
	$\overline{\text{WRH}}$		Write strobe output pin for the 8 higher bits of the data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the $\overline{\text{WRH}}$ output pin is enabled.

(Continued)

No.	Pin name	Circuit type	Function
14	P34	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the hold function is disabled.
	HRQ		Hold request input pin. This function is enabled when both the external bus and the hold functions are enabled.
15	P35	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the hold function is disabled.
	$\overline{\text{HAK}}$		Hold acknowledge output pin. This function is enabled when both the external bus and the hold functions are enabled.
16	P36	I	General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the external ready function is disabled.
	RDY		Ready input pin. This function is enabled when both the external bus and the external ready functions are enabled.
17	P37	H	General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the clock output is disabled.
	CLK		CLK output pin. This function is enabled when both the external bus and CLK outputs are enabled.
18	P40	G	General I/O port. This function is enabled when UART0 disables the serial data output.
	SOT0		Serial data output pin for UART0. This function is enabled when UART0 enables the serial data output.
19	P41	G	General I/O port. This function is enabled when UART0 disables clock output.
	SCK0		Clock I/O pin for UART0. This function is enabled when UART0 enables the clock output.
20	P42	G	General I/O port. This function is always enabled.
	SIN0		Serial data input pin for UART0. While UART0 is operating for input, the input of the pin is used as required. Except when the function is intentionally used, output from the other functions must be stopped.
21	P43	G	General I/O port. This function is always enabled.
	SIN1		Serial data input pin for UART1. While UART1 is operating for input, the input of the pin is used as required. Except when the function is intentionally used, output from the other functions must be stopped.
22	P44	G	General I/O port. This function is enabled when UART1 disables the clock output.
	SCK1		Clock pulse input/output pin for UART1. This function is enabled when UART1 enables the clock output.
24	P45	G	General I/O port. This function is enabled when UART1 disables the serial data output.
	SOT1		Serial data output pin for UART1. This function is enabled when UART1 enables the serial data output.

No.	Pin name	Circuit type	Function
25	P46	G	General I/O port. This function is enabled when the Serial IO disables the serial data output.
	SOT2		Serial data output pin for the Serial IO. This function is enabled when the Serial IO enables the serial data output.
26	P47	G	General I/O port. This function is enabled when the Serial IO disables the clock output.
	SCK2		Clock pulse input/output pin for the Serial IO. This function is enabled when the Serial IO enables the clock output.
28	P50	D	General I/O port. This function is always enabled.
	SIN2		Serial data input pin for the Serial IO. While the Serial IO is operating for input, the input of the pin is used as required. Except when the function is intentionally used, output from the other functions must be stopped.
29 to 32	P51 to P54	D	General I/O port. This function is always enabled.
	INT4 to INT7		External interrupt request input pins for INT4 to INT7. While external interrupt is allowed, the input of the pin is used as required. Except when the function is intentionally used, output from the other functions must be stopped.
33	P55	D	General I/O port. This function is always enabled.
	ADTG		Trigger input pin for the A/D converter. While the A/D converter is operating for input, the input of the pin is used as required. Except when the function is intentionally used, output from the other functions must be stopped.
38 to 41	P60 to P63	E	General I/O port. This function is enabled when the analog input enable register specifies a port.
	AN0 to AN3		Analog input pins for the 8/10-bit A/D converter. This function is enabled when the analog input enable register specifies AD.
43 to 46	P64 to P67	E	General I/O port. The function is enabled when the analog input enable register specifies a port.
	AN4 to AN7		Analog input pins for the 8/10-bit A/D converter. This function is enabled when the analog input enable register specifies AD.
47	P56	D	General I/O port. This function is always enabled.
	TIN0		Event input pin for the 16-bit reload timers 0. While the 16-bit reload timer is operating for input, the input of the pin is used as required. Except when the function is intentionally used, output from the other functions must be stopped.
48	P57	D	General I/O port. This function is enabled when the 16-bit reload timers 0 disables the output.
	TOT0		Output pin for the 16-bit reload timers 0. This function is enabled when the 16-bit reload timers 0 enables the output.

| No.	Pin name	Circuit type	Function
53 to 58	P70 to P75	D	General I/O ports. This function is always enabled.
	IN0 to IN5		Data sample input pins for input captures ICU0 to ICU5. While the ICU is for input, the input of the pin is used as required. Except when the function is intentionally used, output from the other functions must be stopped.
59 to 60	P76 to P77	D	General I/O ports. This function is enabled when the OCU disables the waveform output.
	OUT2 to OUT3		Waveform output pins for output compares OCU2 and OCU3. This function is enabled when the OCU enables the waveform output.
	IN6 to IN7		Data sample input pin for input captures ICU6 and ICU7. While the ICU is for input, the input of the pin is used as required. Except when the function is intentionally used, output from the other functions must be stopped.
61 to 64	P80 to P83	D	General I/O ports. This function is enabled when 8/16-bit PPG disables the waveform output.
	PPG0 to PPG3		Output pins for 8/16-bit PPGs. This function is enabled when 8/16-bit PPG enables the waveform output.
65 to 66	P84 to P85	D	General I/O ports. This function is enabled when the OCU disables the waveform output.
	OUT0 to OUT1		Waveform output pins for output compares OCU0 and OCU1. This function is enabled when the OCU enables the waveform output.
67	P86	D	General I/O port. This function is always enabled.
	TIN1		Event input pin for the 16-bit reload timers 1. While the 16-bit reload timer is operating as an input, the input of the pin is used as required. Except when the function is intentionally used, output from the other functions must be stopped.
68	P87	D	General I/O port. This function is enabled when the 16-bit reload timers 0 disables the output.
	TOT1		Output pin for the 16-bit reload timers 1 This function is enabled when the 16-bit reload timers 1 enables the output.
69 to 72	P90 to P93	D	General I/O port. This function is always enabled.
	INT0 to INT3		External interrupt request input pins for INT0 to INT3. While external interrupt is allowed, the input of the pin is used as required. Except when the function is intentionally used, output from the other functions must be stopped.
73	P94	D	General I/O port. This function is enabled when CAN0 disables the output.
	TX0		TX Output pin for CAN0. This function is enabled when CAN0 enables the output.
74	P95	D	General I/O port. This function is always enabled.
	RX0		RX input pin for CAN0 Interface. When the CAN function is used, output from the other functions must be stopped.

(Continued)

(Continued)

No.	Pin name	Circuit type	Function
75	P96	D	General I/O port. This function is enabled when CAN1 disables the output.
	TX1		TX Output pin for CAN1. This function is enabled when CAN1 enables the output (only MB90540 series).
76	P97	D	General I/O port. This function is always enabled.
	RX1		RX input pin for CAN1 Interface. When the CAN function is used, output from the other functions must be stopped (only MB90540 series).
78	PA0	D	General I/O port. This function is always enabled.
34	AVcc	Power supply	Power supply for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AVcc is applied to Vcc.
37	AVss	Power supply	Power supply for the A/D Converter.
35	AVRH	Power supply	External reference voltage input for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AVcc.
36	AVRL	Power supply	External reference voltage input for the A/D Converter.
49 50	MD0 MD1	C	Input pins for specifying the operating mode. The pins must be directly connected to Vcc or Vss.
51	MD2	F	Input pin for specifying the operating mode. The pin must be directly connected to Vcc or Vss.
27	C		This is the power supply stabilization capacitor pin. It should be connected externally to an 0.1 μF ceramic capacitor.
23, 84	Vcc	Power supply	Input pin for power supply (5.0 V) .
11, 42, 81	Vss	Power supply	Input pin for power supply (0.0 V) .

■ I/O CIRCUIT TYPE

Circuit type	Diagram	Remarks
A	X1 X0 Standby control signal	• Oscillation feedback resistor: 1 MΩ approx.
B	R R HYS	• Hysteresis input with pull-up Resistor: 50 kΩ approx.
C	R HYS	• Hysteresis input
D	Vcc P-ch N-ch R HYS	• CMOS level output • Hysteresis input

Circuit type	Diagram	Remarks
E		• CMOS level output • Hysteresis input • Analog input
F		• Hysteresis input • Pull-down Resistor: 50 kΩ approx. (except FLASH devices)
G		• CMOS level output • Hysteresis input • TTL input (FLASH devices only)

Circuit type	Diagram	Remarks
H		• CMOS level output • Hysteresis input • Programmable pullup resistor: 50 kΩ approx.
I		• CMOS level output • Hysteresis input • TTL level input (FLASH devices only) • Programmable pullup resistor: 50 kΩ approx.

■ HANDLING DEVICES

(1) Preventing latch-up

CMOS IC chips may suffer latch-up under the following conditions:
- A voltage higher than Vcc or lower than Vss is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc and Vss.
- The AVcc power supply is applied before the Vcc voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.
For the same reason, care must also be taken in not allowing the analog power-supply voltage (AVcc, AVRH, DVcc) to exceed the digital power-supply voltage.

(2) Handling unused input pins

Leaving unused input pins open may result in misbehavior or latch up and possible permanent damage of the device. Therefor they must be pulled up or pulled down through resistors. In this case those resistors should be more than 2 kΩ.
Unused bi-directional pins should be set to the output state and can be left open, or the input state with the above described connection.

(3) Using external clock

To use external clock, drive X0 pin only and leave X1 pin unconnected.
Below is a diagram of how to use external clock.

(4) Not using subclock mode

Oscillations must be connected to the X0A and X1A, even when a subclock is not used.

(5) Power supply pins (Vcc/Vss)

In products with multiple Vcc or Vss pins, the pins of a same potential are internally connected in the device to avoid abnormal operations including latch-up. However you must connect the pins to an external power and a ground line to lower the electro-magnetic emission level to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating.
Make sure to connect Vcc and Vss pins via the lowest impedance to power lines.
It is recommended to provide a bypass capacitor of around 0.1 µF between Vcc and Vss pins near the device.

(6) Pull-up/down resistors

The MB90540/545 Series does not support internal pull-up/down resistors (except Port0 - Port3:pull-up resistors). Use external components where needed.

(7) Crystal Oscillator Circuit

Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass capacitors via the shortest distances from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuits do not cross the lines of other circuits.
It is highly recommended to provide a printed circuit board artwork surrounding X0 and X1 pins with a grand area for stabilizing the operation.

(8) Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AV_{CC}, AVRH, AVRL) and analog inputs (AN0 to AN7) after turning-on the digital power supply (V_{CC}).
Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage does not exceed AVRH or AV_{CC} (turning on/off the analog and digital power supplies simultaneously is acceptable).

(9) Connection of Unused Pins of A/D Converter

Connect unused pins of A/D converter to $AV_{CC} = V_{CC}$, $AV_{SS} = AVRH = V_{SS}$.

(10) N.C. Pin

The N.C. (internally connected) pin must be opened for use.

(11) Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50 µs or more (0.2 V to 2.7 V).

(12) Indeterminate outputs from ports 0 and 1

The outputs from 0 and 1 become indeterminate during a power-on reset after the power is turned on.
Pay attention to the port output timing shown as follows.

- **Timming chart of indeterminate outputs from ports o and 1**

* : 1:Step-down circuit setting time : 2^{17}/oscillation clock frequency (oscillation clock frequency of 16 MHz: 8.19 ms)

* : 2:Oscillation setting time: 2^{18}/oscillation clock frequency (oscillation cllock frequency of 16 MHz: 16.38 ms)

(13) Initialization

In the device, there are internal registers which are initialized only by a power-on reset. To initialize these registers, please turn on the power again.

(14) Directions of "DIV A, Ri" and "DIVW A, RWi" instructions

In the Signed multiplication and division instructions ("DIV A, Ri" and "DIVW A, RWi"), the value of the corresponding bank register (DTB, ADB, USB, SSB) is set in "00h".

If the values of the corresponding bank registers (DTB,ADB,USB,SSB) are set to other than "00h", the remainder by the execution result of the instruction is not stored in the register of the instruction operand.

(15) Using REALOS

Extended intelligent I/O service (EI^{2}OS) can not be used, while REALOS is used.

■ BLOCK DIAGRAM

Block diagram labels:

X0,X1 / X0A,X1A / $\overline{RST}$ / $\overline{HST}$ → Clock Controller

Clock Controller ↔ F²MC 16LX CPU

RAM 6 KB

ROM 128 KB /256 KB

Prescaler → UART0 — SOT0, SCK0, SIN0

Prescaler → UART1 (SCI) — SOT1, SCK1, SIN1

Prescaler → SIO 1ch — SOT2, SCK2, SIN2

10-bit ADC 8 ch. — AVcc, AVss, AN0 to AN7, AVRH, AVRL, ADTG

FMC-16 Bus

16-bit I/O Timer

16-bit Input Capture 8 ch. — IN0 to IN5, IN6/OUT2, IN7/OUT3

16-bit Output Compare 4 ch. — OUT0, OUT1

8/16-bit PPG 4 ch. — PPG[3:0]

CAN Controller — RX[1:0], TX[1:0]

16-bit Reload Timer 2 ch. — TIN0, TIN1, TOT0, TOT1

External Bus Interface — AD00 to AD15, A16 to A23, ALE, $\overline{RD}$, $\overline{WRL}$, $\overline{WRH}$, HRQ, $\overline{HAK}$, RDY, CLK

External Interrupt 8 ch. — INT0 to INT7

■ MEMORY SPACE

The memory space of the MB90540/545 Series is shown below.

MB90V540

Address	Region
FFFFFF$_H$ – FF0000$_H$	ROM (FF bank)
FEFFFF$_H$ – FE0000$_H$	ROM (FE bank)
FDFFFF$_H$ – FD0000$_H$	ROM (FD bank)
FCFFFF$_H$ – FC0000$_H$	ROM (FC bank)
	External
00FFFF$_H$ – 004000$_H$	ROM (Image of FF bank)
003FFF$_H$ – 003900$_H$	Peripheral
	External
0020FF$_H$	
001FF5$_H$ – 001FF0$_H$	ROM correction
	RAM 8K
000100$_H$	
	External
0000BF$_H$ – 000000$_H$	Peripheral

MB90F543

Address	Region
FFFFFF$_H$ – FF0000$_H$	ROM (FF bank)
FEFFFF$_H$ – FE0000$_H$	ROM (FE bank)
	External
00FFFF$_H$ – 004000$_H$	ROM (Image of FF bank)
003FFF$_H$ – 003900$_H$	Peripheral
002000$_H$	External
0018FF$_H$	
	RAM 6K
000100$_H$	
	External
0000BF$_H$ – 000000$_H$	Peripheral

MB90F549

Address	Region
FFFFFF$_H$ – FF0000$_H$	ROM (FF bank)
FEFFFF$_H$ – FE0000$_H$	ROM (FE bank)
FDFFFF$_H$ – FD0000$_H$	ROM (FD bank)
FCFFFF$_H$ – FC0000$_H$	ROM (FC bank)
	External
00FFFF$_H$ – 004000$_H$	ROM (Image of FF bank)
003FFF$_H$ – 003900$_H$	Peripheral
002000$_H$	External
0018FF$_H$	
	RAM 6K
000100$_H$	
	External
0000BF$_H$ – 000000$_H$	Peripheral

The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C compiler effective. Since the low-order 16 bits are the same, the table in ROM can be referenced without using the "far" specification in the pointer declaration.

For example, an attempt to access 00C000$_H$ accesses the value at FFC000$_H$ in ROM.The ROM area in bank FF exceeds 48 Kbytes, and its entire image cannot be shown in bank 00.The image between FF4000$_H$ and FFFFFF$_H$ is visible in bank 00, while the image between FF0000$_H$ and FF3FFF$_H$ is visible only in bank FF.

■ **I/O MAP**

Address	Register	Abbreviation	Access	Peripheral	Initial value
00$_H$	Port 0 data register	PDR0	R/W	Port 0	XXXXXXXX$_B$
01$_H$	Port 1 data register	PDR1	R/W	Port 1	XXXXXXXX$_B$
02$_H$	Port 2 data register	PDR2	R/W	Port 2	XXXXXXXX$_B$
03$_H$	Port 3 data register	PDR3	R/W	Port 3	XXXXXXXX$_B$
04$_H$	Port 4 data register	PDR4	R/W	Port 4	XXXXXXXX$_B$
05$_H$	Port 5 data register	PDR5	R/W	Port 5	XXXXXXXX$_B$
06$_H$	Port 6 data register	PDR6	R/W	Port 6	XXXXXXXX$_B$
07$_H$	Port 7 data register	PDR7	R/W	Port 7	XXXXXXXX$_B$
08$_H$	Port 8 data register	PDR8	R/W	Port 8	XXXXXXXX$_B$
09$_H$	Port 9 data register	PDR9	R/W	Port 9	XXXXXXXX$_B$
0A$_H$	Port A data register	PDRA	R/W	Port A	_ _ _ _ _ _ _X$_B$
0B$_H$ to 0F$_H$	Reserved				
10$_H$	Port 0 direction register	DDR0	R/W	Port 0	0 0 0 0 0 0 0 0$_B$
11$_H$	Port 1 direction register	DDR1	R/W	Port 1	0 0 0 0 0 0 0 0$_B$
12$_H$	Port 2 direction register	DDR2	R/W	Port 2	0 0 0 0 0 0 0 0$_B$
13$_H$	Port 3 direction register	DDR3	R/W	Port 3	0 0 0 0 0 0 0 0$_B$
14$_H$	Port 4 direction register	DDR4	R/W	Port 4	0 0 0 0 0 0 0 0$_B$
15$_H$	Port 5 direction register	DDR5	R/W	Port 5	0 0 0 0 0 0 0 0$_B$
16$_H$	Port 6 direction register	DDR6	R/W	Port 6	0 0 0 0 0 0 0 0$_B$
17$_H$	Port 7 direction register	DDR7	R/W	Port 7	0 0 0 0 0 0 0 0$_B$
18$_H$	Port 8 direction register	DDR8	R/W	Port 8	0 0 0 0 0 0 0 0$_B$
19$_H$	Port 9 direction register	DDR9	R/W	Port 9	0 0 0 0 0 0 0 0$_B$
1A$_H$	Port A direction register	DDRA	R/W	Port A	_ _ _ _ _ _ _0$_B$
1B$_H$	Analog Input Enable	ADER	R/W	Port 6, A/D	1 1 1 1 1 1 1 1$_B$
1C$_H$	Port 0 Pullup control register	PUCR0	R/W	Port 0	0 0 0 0 0 0 0 0$_B$
1D$_H$	Port 1 Pullup control register	PUCR1	R/W	Port 1	0 0 0 0 0 0 0 0$_B$
1E$_H$	Port 2 Pullup control register	PUCR2	R/W	Port 2	0 0 0 0 0 0 0 0$_B$
1F$_H$	Port 3 Pullup control register	PUCR3	R/W	Port 3	0 0 0 0 0 0 0 0$_B$
20$_H$	Serial Mode Control Register 0	UMC0	R/W	UART0	0 0 0 0 0 1 0 0$_B$
21$_H$	Serial Status Register 0	USR0	R/W		0 0 0 1 0 0 0 0$_B$
22$_H$	Serial Input/Output data register 0	UIDR0/ UODR0	R/W		XXXXXXXX$_B$
23$_H$	Rate and data register 0	URD0	R/W		0 0 0 0 0 0 0X$_B$

(Continued)

Address	Register	Abbreviation	Access	Peripheral	Initial value
24$_H$	Serial mode register 1	SMR1	R/W		0 0 0 0 0 0 0 0$_B$
25$_H$	Serial control register 1	SCR1	R/W		0 0 0 0 0 1 0 0$_B$
26$_H$	Serial input/output data register 1	SIDR1/ SODR1	R/W	UART1	XXXXXXXX$_B$
27$_H$	Serial status register 1	SSR1	R/W		0 0 0 0 1_0 0$_B$
28$_H$	UART1 prescaler control register	U1CDCR	R/W		0_ _ _1 1 1 1$_B$
29$_H$	Edge selector	SES1	R/W		_ _ _ _ _ _ _0$_B$
2A$_H$	Reserved				
2B$_H$	Serial IO prescaler	SCDCR	R/W		0_ _ _1 1 1 1$_B$
2C$_H$	Serial mode control register	SMCS	R/W		_ _ _ _0 0 0 0$_B$
2D$_H$	Serial mode control register	SMCS	R/W	Serial IO	0 0 0 0 0 0 1 0$_B$
2E$_H$	Serial data register	SDR	R/W		XXXXXXXX$_B$
2F$_H$	Edge selector	SES2	R/W		_ _ _ _ _ _ _0$_B$
30$_H$	External interrupt enable register	ENIR	R/W		0 0 0 0 0 0 0 0$_B$
31$_H$	External interrupt request register	EIRR	R/W		XXXXXXXX$_B$
32$_H$	External interrupt level register	ELVR	R/W	External Interrupt	0 0 0 0 0 0 0 0$_B$
33$_H$	External interrupt level register	ELVR	R/W		0 0 0 0 0 0 0 0$_B$
34$_H$	A/D control status register 0	ADCS0	R/W		0 0 0 0 0 0 0 0$_B$
35$_H$	A/D control status register 1	ADCS1	R/W	A/D Converter	0 0 0 0 0 0 0 0$_B$
36$_H$	A/D data register 0	ADCR0	R		XXXXXXXX$_B$
37$_H$	A/D data register 1	ADCR1	R/W		0 0 0 0 1 _ XX$_B$
38$_H$	PPG0 operation mode control register	PPGC0	R/W	16-bit Programmable Pulse Generator 0/1	0 _ 0 0 0 _ _ 1$_B$
39$_H$	PPG1 operation mode control register	PPGC1	R/W		0 _ 0 0 0 0 0 1$_B$
3A$_H$	PPG0 and PPG1 clock select register	PPG01	R/W		0 0 0 0 0 0 _ _$_B$
3B$_H$	Reserved				
3C$_H$	PPG2 operation mode control register	PPGC2	R/W	16-bit Programmable Pulse Generator 2/3	0 _ 0 0 0 _ _1$_B$
3D$_H$	PPG3 operation mode control register	PPGC3	R/W		0 _ 0 0 0 0 0 1$_B$
3E$_H$	PPG2 and PPG3 Clock Select Register	PPG23	R/W		0 0 0 0 0 0 _ _$_B$
3F$_H$	Reserved				
40$_H$	PPG4 operation mode control register	PPGC4	R/W	16-bit Programmable Pulse Generator 4/5	0 _ 0 0 0 _ _ 1$_B$
41$_H$	PPG5 operation mode control register	PPGC5	R/W		0 _ 0 0 0 0 0 1$_B$
42$_H$	PPG4 and PPG5 clock select register	PPG45	R/W		0 0 0 0 0 0 _ _$_B$
43$_H$	Reserved				
44$_H$	PPG6 operation mode control register	PPGC6	R/W	16-bit Programmable Pulse Generator 6/7	0 _ 0 0 0 _ _ 1$_B$
45$_H$	PPG7 operation mode control register	PPGC7	R/W		0 _ 0 0 0 0 0 1$_B$
46$_H$	PPG6 and PPG7 output pin control register	PPG67	R/W		0 0 0 0 0 0 _ _$_B$

(Continued)

Address	Register	Abbreviation	Access	Peripheral	Initial value
47H to 4BH	Reserved				
4CH	Input capture control status register 0/1	ICS01	R/W	Input Capture 0/1	0 0 0 0 0 0 0 0B
4DH	Input capture control status register 2/3	ICS23	R/W	Input Capture 2/3	0 0 0 0 0 0 0 0B
4EH	Input capture control status register 4/5	ICS45	R/W	Input Capture 4/5	0 0 0 0 0 0 0 0B
4FH	Input capture control status register 6/7	ICS67	R/W	Input Capture 6/7	0 0 0 0 0 0 0 0B
50H	Timer control status register 0	TMCSR0	R/W	16-bit Reload Timer 0	0 0 0 0 0 0 0 0B
51H	Timer control status register 0	TMCSR0	R/W		_ _ _ _ 0 0 0 0B
52H	Timer register 0/reload register 0	TMR0/TMRLR0	R/W		XXXXXXXXB
53H	Timer register 0/reload register 0	TMR0/TMRLR0	R/W		XXXXXXXXB
54H	Timer control status register 1	TMCSR1	R/W	16-bit Reload Timer 1	0 0 0 0 0 0 0 0B
55H	Timer control status register 1	TMCSR1	R/W		_ _ _ _ 0 0 0 0B
56H	Timer register 1/reload register 1	TMR1/TMRLR1	R/W		XXXXXXXXB
57H	Timer register 1/reload register 1	TMR1/TMRLR1	R/W		XXXXXXXXB
58H	Output compare control status register 0	OCS0	R/W	Output Compare 0/1	0 0 0 0 _ _ 0 0B
59H	Output compare control status register 1	OCS1	R/W		_ _ _ 0 0 0 0 0B
5AH	Output compare control status register 2	OCS2	R/W	Output Compare 2/3	0 0 0 0 _ _ 0 0B
5BH	Output compare control status register 3	OCS3	R/W		_ _ _ 0 0 0 0 0B
5CH to 6BH	Reserved				
6CH	Timer Data register	TCDT	R/W	I/O Timer	0 0 0 0 0 0 0 0B
6DH	Timer Data register	TCDT	R/W		0 0 0 0 0 0 0 0B
6EH	Timer Control register	TCCS	R/W		0 0 0 0 0 0 0 0B
6FH	ROM mirror register	ROMM	R/W	ROM Mirror	_ _ _ _ _ _ _ 1B
70H to 7FH	Reserved for CAN 0 Interface. Refer to "CAN Controller Hardware Manual"				
80H to 8FH	Reserved for CAN 1 Interface. Refer to "CAN Controller Hardware Manual"				
90H to 9DH	Reserved				
9EH	ROM correction control status register	PACSR	R/W	ROM Correction	0 0 0 0 0 0 0 0B
9FH	Delayed interrupt/release register	DIRR	R/W	Delayed Interrupt	_ _ _ _ _ _ _ 0B
A0H	Low-power mode register	LPMCR	R/W	Low Power Controller	0 0 0 1 1 0 0 0B
A1H	Clock selector register	CKSCR	R/W	Low Power Controller	1 1 1 1 1 1 0 0B
A2H to A4H	Reserved				

(Continued)

(Continued)

Address	Register	Abbreviation	Access	Peripheral	Initial value
A5$_H$	Automatic ready function select register	ARSR	W	External Memory Access	0 0 1 1 _ _ 0 0$_B$
A6$_H$	External address output control register	HACR	W		0 0 0 0 0 0 0 0$_B$
A7$_H$	Bus control signal select register	ECSR	W		0 0 0 0 0 0 0 _$_B$
A8$_H$	Watchdog control register	WDTC	R/W	Watchdog Timer	XXXXX 1 1 1$_B$
A9$_H$	Time Base Timer Control	TBTC	R/W	Time Base Timer	1 - - 0 0 1 0 0$_B$
AA$_H$	Watch timer control register	WTC	R/W	Watch Timer	1 X 0 0 0 0 0 0$_B$
AB$_H$ to AD$_H$	Reserved				
AE$_H$	Flash control status register (Flash only, otherwise reserved)	FMCS	R/W	Flash Memory	0 0 0 X 0 _ _ 0$_B$
AF$_H$	Reserved				
B0$_H$	Interrupt control register 00	ICR00	R/W	Interrupt controller	0 0 0 0 0 1 1 1$_B$
B1$_H$	Interrupt control register 01	ICR01	R/W		0 0 0 0 0 1 1 1$_B$
B2$_H$	Interrupt control register 02	ICR02	R/W		0 0 0 0 0 1 1 1$_B$
B3$_H$	Interrupt control register 03	ICR03	R/W		0 0 0 0 0 1 1 1$_B$
B4$_H$	Interrupt control register 04	ICR04	R/W		0 0 0 0 0 1 1 1$_B$
B5$_H$	Interrupt control register 05	ICR05	R/W		0 0 0 0 0 1 1 1$_B$
B6$_H$	Interrupt control register 06	ICR06	R/W		0 0 0 0 0 1 1 1$_B$
B7$_H$	Interrupt control register 07	ICR07	R/W		0 0 0 0 0 1 1 1$_B$
B8$_H$	Interrupt control register 08	ICR08	R/W		0 0 0 0 0 1 1 1$_B$
B9$_H$	Interrupt control register 09	ICR09	R/W		0 0 0 0 0 1 1 1$_B$
BA$_H$	Interrupt control register 10	ICR10	R/W		0 0 0 0 0 1 1 1$_B$
BB$_H$	Interrupt control register 11	ICR11	R/W		0 0 0 0 0 1 1 1$_B$
BC$_H$	Interrupt control register 12	ICR12	R/W		0 0 0 0 0 1 1 1$_B$
BD$_H$	Interrupt control register 13	ICR13	R/W		0 0 0 0 0 1 1 1$_B$
BE$_H$	Interrupt control register 14	ICR14	R/W		0 0 0 0 0 1 1 1$_B$
BF$_H$	Interrupt control register 15	ICR15	R/W		0 0 0 0 0 1 1 1$_B$
CO$_H$ to FF$_H$	External				

Address	Register	Abbreviation	Access	Peripheral	Initial value
1FF0$_H$	ROM Correction Address 0	PADR0	R/W	ROM correction	XXXXXXXX$_B$
1FF1$_H$	ROM Correction Address 1	PADR0	R/W		XXXXXXXX$_B$
1FF2$_H$	ROM Correction Address 2	PADR0	R/W		XXXXXXXX$_B$
1FF3$_H$	ROM Correction Address 3	PADR1	R/W		XXXXXXXX$_B$
1FF4$_H$	ROM Correction Address 4	PADR1	R/W		XXXXXXXX$_B$
1FF5$_H$	ROM Correction Address 5	PADR1	R/W		XXXXXXXX$_B$

Address	Register	Abbreviation	Access	Peripheral	Initial value
3900H	Reload L	PRLL0	R/W	16-bit Programmable Pulse Generator 0/1	XXXXXXXXB
3901H	Reload H	PRLH0	R/W		XXXXXXXXB
3902H	Reload L	PRLL1	R/W		XXXXXXXXB
3903H	Reload H	PRLH1	R/W		XXXXXXXXB
3904H	Reload L	PRLL2	R/W	16-bit Programmable Pulse Generator 2/3	XXXXXXXXB
3905H	Reload H	PRLH2	R/W		XXXXXXXXB
3906H	Reload L	PRLL3	R/W		XXXXXXXXB
3907H	Reload H	PRLH3	R/W		XXXXXXXXB
3908H	Reload L	PRLL4	R/W	16-bit Programmable Pulse Generator 4/5	XXXXXXXXB
3909H	Reload H	PRLH4	R/W		XXXXXXXXB
390AH	Reload L	PRLL5	R/W		XXXXXXXXB
390BH	Reload H	PRLH5	R/W		XXXXXXXXB
390CH	Reload L	PRLL6	R/W	16-bit Programmable Pulse Generator 6/7	XXXXXXXXB
390DH	Reload H	PRLH6	R/W		XXXXXXXXB
390EH	Reload L	PRLL7	R/W		XXXXXXXXB
390FH	Reload H	PRLH7	R/W		XXXXXXXXB
3910H to 3917H	Reserved				
3918H	Input Capture 0	IPCP0	R	Input Capture 0/1	XXXXXXXXB
3919H	Input Capture 0	IPCP0	R		XXXXXXXXB
391AH	Input Capture 1	IPCP1	R		XXXXXXXXB
391BH	Input Capture 1	IPCP1	R		XXXXXXXXB
391CH	Input Capture 2	IPCP2	R	Input Capture 2/3	XXXXXXXXB
391DH	Input Capture 2	IPCP2	R		XXXXXXXXB
391EH	Input Capture 3	IPCP3	R		XXXXXXXXB
391FH	Input Capture 3	IPCP3	R		XXXXXXXXB
3920H	Input Capture 4	IPCP4	R	Input Capture 4/5	XXXXXXXXB
3921H	Input Capture 4	IPCP4	R		XXXXXXXXB
3922H	Input Capture 5	IPCP5	R		XXXXXXXXB
3923H	Input Capture 5	IPCP5	R		XXXXXXXXB
3924H	Input Capture 6	IPCP6	R	Input Capture 6/7	XXXXXXXXB
3925H	Input Capture 6	IPCP6	R		XXXXXXXXB
3926H	Input Capture 7	IPCP7	R		XXXXXXXXB
3927H	Input Capture 7	IPCP7	R		XXXXXXXXB

(Continued)

(Continued)

Address	Register	Abbreviation	Access	Peripheral	Initial value
3928$_H$	Output Compare 0	OCCP0	R/W	Output Compare 0/1	XXXXXXXX$_B$
3929$_H$	Output Compare 0	OCCP0	R/W		XXXXXXXX$_B$
392A$_H$	Output Compare 1	OCCP1	R/W		XXXXXXXX$_B$
392B$_H$	Output Compare 1	OCCP1	R/W		XXXXXXXX$_B$
392C$_H$	Output Compare 2	OCCP2	R/W	Output Compare 2/3	XXXXXXXX$_B$
392D$_H$	Output Compare 2	OCCP2	R/W		XXXXXXXX$_B$
392E$_H$	Output Compare 3	OCCP3	R/W		XXXXXXXX$_B$
392F$_H$	Output Compare 3	OCCP3	R/W		XXXXXXXX$_B$
3930$_H$ to 39FF$_H$	Reserved				
3A00$_H$ to 3AFF$_H$	Reserved for CAN 0 Interface. Refer to "CAN Controller Hardware Manual"				
3B00$_H$ to 3BFF$_H$	Reserved for CAN 0 Interface. Refer to "CAN Controller Hardware Manual"				
3C00$_H$ to 3CFF$_H$	Reserved for CAN 1 Interface. Refer to "CAN Controller Hardware Manual"				
3D00$_H$ to 3DFF$_H$	Reserved for CAN 1 Interface. Refer to "CAN Controller Hardware Manual"				
3E00$_H$ to 3FFF$_H$	Reserved				

Note   Initial value of "_" represents unused bit, "X" represents unknown value.
Addresses in the range 0000$_H$ to 00FF$_H$, which are not listed in the table, are reserved for the primary functions of the MCU. A read access to these reserved addresses results in an "X" reading and any write access should not be performed.

MB90540/545 Series

■ CAN CONTROLLER

The MB90540 series contains two CAN controllers (CAN0 and CAN1), the MB90545 series contains only one (CAN0). The Evaluation Chip MB90V540 also has two CAN controllers.
The CAN controller has the following features:
- Conforms to CAN Specification Version 2.0 Part A and B
    - Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
    - 29-bit ID and 8-byte data
    - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as 1D acceptance mask
    - Two acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 Kbit/s to 1 Mbit/s (when input clock is at 16 MHz)

List of Control Registers

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
000070$_H$	000080$_H$	Message buffer valid register	BVALR	R/W	00000000 00000000$_B$
000071$_H$	000081$_H$				
000072$_H$	000082$_H$	Transmit request register	TREQR	R/W	00000000 00000000$_B$
000073$_H$	000083$_H$				
000074$_H$	000084$_H$	Transmit cancel register	TCANR	W	00000000 00000000$_B$
000075$_H$	000085$_H$				
000076$_H$	000086$_H$	Transmit complete register	TCR	R/W	00000000 00000000$_B$
000077$_H$	000087$_H$				
000078$_H$	000088$_H$	Receive complete register	RCR	R/W	00000000 00000000$_B$
000079$_H$	000089$_H$				
00007A$_H$	00008A$_H$	Remote request receiving register	RRTRR	R/W	00000000 00000000$_B$
00007B$_H$	00008B$_H$				
00007C$_H$	00008C$_H$	Receive overrun register	ROVRR	R/W	00000000 00000000$_B$
00007D$_H$	00008D$_H$				
00007E$_H$	00008E$_H$	Receive interrupt enable register	RIER	R/W	00000000 00000000$_B$
00007F$_H$	00008F$_H$				

List of Control Registers

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
003B00H	003D00H	Control status register	CSR	R/W, R	00---000 0----0-1B
003B01H	003D01H				
003B02H	003D02H	Last event indicator register	LEIR	R/W	-------- 000-0000B
003B03H	003D03H				
003B04H	003D04H	Receive/transmit error counter	RTEC	R	00000000 00000000B
003B05H	003D05H				
003B06H	003D06H	Bit timing register	BTR	R/W	-1111111 11111111B
003B07H	003D07H				
003B08H	003D08H	IDE register	IDER	R/W	XXXXXXXX XXXXXXXXB
003B09H	003D09H				
003B0AH	003D0AH	Transmit RTR register	TRTRR	R/W	00000000 00000000B
003B0BH	003D0BH				
003B0CH	003D0CH	Remote frame receive waiting register	RFWTR	R/W	XXXXXXXX XXXXXXXXB
003B0DH	003D0DH				
003B0EH	003D0EH	Transmit interrupt enable register	TIER	R/W	00000000 00000000B
003B0FH	003D0FH				
003B10H	003D10H	Acceptance mask select register	AMSR	R/W	XXXXXXXX XXXXXXXXB
003B11H	003D11H				
003B12H	003D12H				XXXXXXXX XXXXXXXXB
003B13H	003D13H				
003B14H	003D14H	Acceptance mask register 0	AMR0	R/W	XXXXXXXX XXXXXXXXB
003B15H	003D15H				
003B16H	003D16H				XXXXX--- XXXXXXXXB
003B17H	003D17H				
003B18H	003D18H	Acceptance mask register 1	AMR1	R/W	XXXXXXXX XXXXXXXXB
003B19H	003D19H				
003B1AH	003D1AH				XXXXX--- XXXXXXXXB
003B1BH	003D1BH				

List of Message Buffers (ID Registers) (1)

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
003A00H to 003A1FH	003C00H to 003C1FH	General-purpose RAM	—	R/W	XXXXXXXXB to XXXXXXXXB
003A20H	003C20H	ID register 0	IDR0	R/W	XXXXXXXX XXXXXXXXB
003A21H	003C21H				
003A22H	003C22H				XXXXX--- XXXXXXXXB
003A23H	003C23H				
003A24H	003C24H	ID register 1	IDR1	R/W	XXXXXXXX XXXXXXXXB
003A25H	003C25H				
003A26H	003C26H				XXXXX--- XXXXXXXXB
003A27H	003C27H				
003A28H	003C28H	ID register 2	IDR2	R/W	XXXXXXXX XXXXXXXXB
003A29H	003C29H				
003A2AH	003C2AH				XXXXX--- XXXXXXXXB
003A2BH	003C2BH				
003A2CH	003C2CH	ID register 3	IDR3	R/W	XXXXXXXX XXXXXXXXB
003A2DH	003C2DH				
003A2EH	003C2EH				XXXXX--- XXXXXXXXB
003A2FH	003C2FH				
003A30H	003C30H	ID register 4	IDR4	R/W	XXXXXXXX XXXXXXXXB
003A31H	003C31H				
003A32H	003C32H				XXXXX--- XXXXXXXXB
003A33H	003C33H				
003A34H	003C34H	ID register 5	IDR5	R/W	XXXXXXXX XXXXXXXXB
003A35H	003C35H				
003A36H	003C36H				XXXXX--- XXXXXXXXB
003A37H	003C37H				
003A38H	003C38H	ID register 6	IDR6	R/W	XXXXXXXX XXXXXXXXB
003A39H	003C39H				
003A3AH	003C3AH				XXXXX--- XXXXXXXXB
003A3BH	003C3BH				

List of Message Buffers (ID Registers) (2)

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
003A3C_H	003C3C_H	ID register 7	IDR7	R/W	XXXXXXXX XXXXXXXX_B
003A3D_H	003C3D_H				
003A3E_H	003C3E_H				XXXXX--- XXXXXXXX_B
003A3F_H	003C3F_H				
003A40_H	003C40_H	ID register 8	IDR8	R/W	XXXXXXXX XXXXXXXX_B
003A41_H	003C41_H				
003A42_H	003C42_H				XXXXX--- XXXXXXXX_B
003A43_H	003C43_H				
003A44_H	003C44_H	ID register 9	IDR9	R/W	XXXXXXXX XXXXXXXX_B
003A45_H	003C45_H				
003A46_H	003C46_H				XXXXX--- XXXXXXXX_B
003A47_H	003C47_H				
003A48_H	003C48_H	ID register 10	IDR10	R/W	XXXXXXXX XXXXXXXX_B
003A49_H	003C49_H				
003A4A_H	003C4A_H				XXXXX--- XXXXXXXX_B
003A4B_H	003C4B_H				
003A4C_H	003C4C_H	ID register 11	IDR11	R/W	XXXXXXXX XXXXXXXX_B
003A4D_H	003C4D_H				
003A4E_H	003C4E_H				XXXXX--- XXXXXXXX_B
003A4F_H	003C4F_H				
003A50_H	003C50_H	ID register 12	IDR12	R/W	XXXXXXXX XXXXXXXX_B
003A51_H	003C51_H				
003A52_H	003C52_H				XXXXX--- XXXXXXXX_B
003A53_H	003C53_H				
003A54_H	003C54_H	ID register 13	IDR13	R/W	XXXXXXXX XXXXXXXX_B
003A55_H	003C55_H				
003A56_H	003C56_H				XXXXX--- XXXXXXXX_B
003A57_H	003C57_H				
003A58_H	003C58_H	ID register 14	IDR14	R/W	XXXXXXXX XXXXXXXX_B
003A59_H	003C59_H				
003A5A_H	003C5A_H				XXXXX--- XXXXXXXX_B
003A5B_H	003C5B_H				
003A5C_H	003C5C_H	ID register 15	IDR15	R/W	XXXXXXXX XXXXXXXX_B
003A5D_H	003C5D_H				
003A5E_H	003C5E_H				XXXXX--- XXXXXXXX_B
003A5F_H	003C5F_H				

List of Message Buffers (DLC Registers and Data Registers) (1)

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
003A60$_H$	003C60$_H$	DLC register 0	DLCR0	R/W	----XXXX$_B$
003A61$_H$	003C61$_H$				
003A62$_H$	003C62$_H$	DLC register 1	DLCR1	R/W	----XXXX$_B$
003A63$_H$	003C63$_H$				
003A64$_H$	003C64$_H$	DLC register 2	DLCR2	R/W	----XXXX$_B$
003A65$_H$	003C65$_H$				
003A66$_H$	003C66$_H$	DLC register 3	DLCR3	R/W	----XXXX$_B$
003A67$_H$	003C67$_H$				
003A68$_H$	003C68$_H$	DLC register 4	DLCR4	R/W	----XXXX$_B$
003A69$_H$	003C69$_H$				
003A6A$_H$	003C6A$_H$	DLC register 5	DLCR5	R/W	----XXXX$_B$
003A6B$_H$	003C6B$_H$				
003A6C$_H$	003C6C$_H$	DLC register 6	DLCR6	R/W	----XXXX$_B$
003A6D$_H$	003C6D$_H$				
003A6E$_H$	003C6E$_H$	DLC register 7	DLCR7	R/W	----XXXX$_B$
003A6F$_H$	003C6F$_H$				

List of Message Buffers (DLC Registers and Data Registers) (2)

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
003A70$_H$ 003A71$_H$	003C70$_H$ 003C71$_H$	DLC register 8	DLCR8	R/W	----XXXX
003A72$_H$ 003A73$_H$	003C72$_H$ 003C73$_H$	DLC register 9	DLCR9	R/W	----XXXX$_B$
003A74$_H$ 003A75$_H$	003C74$_H$ 003C75$_H$	DLC register 10	DLCR10	R/W	----XXXX$_B$
003A76$_H$ 003A77$_H$	003C76$_H$ 003C77$_H$	DLC register 11	DLCR11	R/W	----XXXX$_B$
003A78$_H$ 003A79$_H$	003C78$_H$ 003C79$_H$	DLC register 12	DLCR12	R/W	----XXXX$_B$
003A7A$_H$ 003A7B$_H$	003C7A$_H$ 003C7B$_H$	DLC register 13	DLCR13	R/W	----XXXX$_B$
003A7C$_H$ 003A7D$_H$	003C7C$_H$ 003C7D$_H$	DLC register 14	DLCR14	R/W	----XXXX$_B$
003A7E$_H$ 003A7F$_H$	003C7E$_H$ 003C7F$_H$	DLC register 15	DLCR15	R/W	----XXXX$_B$
003A80$_H$ to 003A87$_H$	003C80$_H$ to 003C87$_H$	Data register 0 (8 bytes)	DTR0	R/W	XXXXXXXX$_B$ to XXXXXXXX$_B$
003A88$_H$ to 003A8F$_H$	003C88$_H$ to 003C8F$_H$	Data register 1 (8 bytes)	DTR1	R/W	XXXXXXXX$_B$ to XXXXXXXX$_B$
003A90$_H$ to 003A97$_H$	003C90$_H$ to 003C97$_H$	Data register 2 (8 bytes)	DTR2	R/W	XXXXXXXX$_B$ to XXXXXXXX$_B$
003A98$_H$ to 003A9F$_H$	003C98$_H$ to 003C9F$_H$	Data register 3 (8 bytes)	DTR3	R/W	XXXXXXXX$_B$ to XXXXXXXX$_B$
003AA0$_H$ to 003AA7$_H$	003CA0$_H$ to 003CA7$_H$	Data register 4 (8 bytes)	DTR4	R/W	XXXXXXXX$_B$ to XXXXXXXX$_B$
003AA8$_H$ to 003AAF$_H$	003CA8$_H$ to 003CAF$_H$	Data register 5 (8 bytes)	DTR5	R/W	XXXXXXXX$_B$ to XXXXXXXX$_B$
003AB0$_H$ to 003AB7$_H$	003CB0$_H$ to 003CB7$_H$	Data register 6 (8 bytes)	DTR6	R/W	XXXXXXXX$_B$ to XXXXXXXX$_B$

List of Message Buffers (DLC Registers and Data Registers) (3)

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
003AB8$_H$ to 003ABF$_H$	003CB8$_H$ to 003CBF$_H$	Data register 7 (8 bytes)	DTR7	R/W	XXXXXXXX$_B$ to XXXXXXXX$_B$
003AC0$_H$ to 003AC7$_H$	003CC0$_H$ to 003CC7$_H$	Data register 8 (8 bytes)	DTR8	R/W	XXXXXXXX$_B$ to XXXXXXXX$_B$
003AC8$_H$ to 003ACF$_H$	003CC8$_H$ to 003CCF$_H$	Data register 9 (8 bytes)	DTR9	R/W	XXXXXXXX$_B$ to XXXXXXXX$_B$
003AD0$_H$ to 003AD7$_H$	003CD0$_H$ to 003CD7$_H$	Data register 10 (8 bytes)	DTR10	R/W	XXXXXXXX$_B$ to XXXXXXXX$_B$
003AD8$_H$ to 003ADF$_H$	003CD8$_H$ to 003CDF$_H$	Data register 11 (8 bytes)	DTR11	R/W	XXXXXXXX$_B$ to XXXXXXXX$_B$
003AE0$_H$ to 003AE7$_H$	003CE0$_H$ to 003CE7$_H$	Data register 12 (8 bytes)	DTR12	R/W	XXXXXXXX$_B$ to XXXXXXXX$_B$
003AE8$_H$ to 003AEF$_H$	003CE8$_H$ to 003CEF$_H$	Data register 13 (8 bytes)	DTR13	R/W	XXXXXXXX$_B$ to XXXXXXXX$_B$
003AF0$_H$ to 003AF7$_H$	003CF0$_H$ to 003CF7$_H$	Data register 14 (8 bytes)	DTR14	R/W	XXXXXXXX$_B$ to XXXXXXXX$_B$
003AF8$_H$ to 003AFF$_H$	003CF8$_H$ to 003CFF$_H$	Data register 15 (8 bytes)	DTR15	R/W	XXXXXXXX$_B$ to XXXXXXXX$_B$

■ INTERRUPT MAP

Interrupt cause	EI²OS clear	Interrupt vector		Interrupt control register	
		Number	Address	Number	Address
Reset	N/A	#08	$FFFFDC_H$	—	—
INT9 instruction	N/A	#09	$FFFFD8_H$	—	—
Exception	N/A	#10	$FFFFD4_H$	—	—
CAN 0 RX	N/A	#11	$FFFFD0_H$	ICR00	$0000B0_H$
CAN 0 TX/NS	N/A	#12	$FFFFCC_H$		
CAN 1 RX	N/A	#13	$FFFFC8_H$	ICR01	$0000B1_H$
CAN 1 TX/NS	N/A	#14	$FFFFC4_H$		
External Interrupt INT0/INT1	*1	#15	$FFFFC0_H$	ICR02	$0000B2_H$
Time Base Timer	N/A	#16	$FFFFBC_H$		
16-bit Reload Timer 0	*1	#17	$FFFFB8_H$	ICR03	$0000B3_H$
8/10-bit A/D Converter	*1	#18	$FFFFB4_H$		
I/O Timer	N/A	#19	$FFFFB0_H$	ICR04	$0000B4_H$
External Interrupt INT2/INT3	*1	#20	$FFFFAC_H$		
Serial I/O	*1	#21	$FFFFA8_H$	ICR05	$0000B5_H$
8/16-bit PPG 0/1	N/A	#22	$FFFFA4_H$		
Input Capture 0	*1	#23	$FFFFA0_H$	ICR06	$0000B6_H$
External Interrupt INT4/INT5	*1	#24	$FFFF9C_H$		
Input Capture 1	*1	#25	$FFFF98_H$	ICR07	$0000B7_H$
8/16-bit PPG 2/3	N/A	#26	$FFFF94_H$		
External Interrupt INT6/INT7	*1	#27	$FFFF90_H$	ICR08	$0000B8_H$
Watch Timer	N/A	#28	$FFFF8C_H$		
8/16-bit PPG 4/5	N/A	#29	$FFFF88_H$	ICR09	$0000B9_H$
Input Capture 2/3	*1	#30	$FFFF84_H$		
8/16-bit PPG 6/7	N/A	#31	$FFFF80_H$	ICR10	$0000BA_H$
Output Compare 0	*1	#32	$FFFF7C_H$		
Output Compare 1	*1	#33	$FFFF78_H$	ICR11	$0000BB_H$
Input Capture 4/5	*1	#34	$FFFF74_H$		
Output Compare 2/3 - Input Capture 6/7	*1	#35	$FFFF70_H$	ICR12	$0000BC_H$
16-bit Reload Timer 1	*1	#36	$FFFF6C_H$		
UART 0 RX	*2	#37	$FFFF68_H$	ICR13	$0000BD_H$
UART 0 TX	*1	#38	$FFFF64_H$		
UART 1 RX	*2	#39	$FFFF60_H$	ICR14	$0000BE_H$
UART 1 TX	*1	#40	$FFFF5C_H$		
Flash Memory	N/A	#41	$FFFF58_H$	ICR15	$0000BF_H$
Delayed interrupt	N/A	#42	$FFFF54_H$		

*1: The interrupt request flag is cleared by the EI^{2}OS interrupt clear signal.

*2: The interrupt request flag is cleared by the EI^{2}OS interrupt clear signal. A stop request is available.

N/A:The interrupt request flag is not cleared by the EI^{2}OS interrupt clear signal.

Note:• For a peripheral module with two interrupt causes for a single interrupt number, both interrupt request flags are cleared by the EI^{2}OS interrupt clear signal.

   •At the end of EI^{2}OS, the EI^{2}OS clear signal will be asserted for all the interrupt flags assigned to the same interrupt number. If one interrupt flag starts the EI^{2}OS and in the meantime another interrupt flag is set by a hardware event, the later event is lost because the flag is cleared by the EI^{2}OS clear signal caused by the first event. So it is recommended not to use the EI^{2}OS for this interrupt number.

   •If EI^{2}OS is enabled, EI^{2}OS is initiated when one of the two interrupt signals in the same interrupt control register (ICR) is asserted. This means that different interrupt sources share the same EI^{2}OS Descriptor which should be unique for each interrupt source. For this reason, when one interrupt source uses the EI^{2}OS, the other interrupt should be disabled.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

$(V_{SS} = AV_{SS} = 0V)$

Parameter	Symbol	Value		Units	Remarks
		Min.	Max.		
Power supply voltage	V_{CC}	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	
	AV_{CC}	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	$V_{CC} = AV_{CC}$ *1
	AVRH, AVRL	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	$AV_{CC} \geq$ AVRH/AVRL, AVRH $\geq$ AVRL *1
Input voltage	V_I	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	*2
Output voltage	V_O	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	*2
Clamp Current	I_{CLAMP}	-2.0	2.0	mA	
"L" level max. output current	I_{OL}	—	15	mA	*3
"L" level avg. output current	I_{OLAV}	—	4	mA	*4
"L" level max. overall output current	$\sum I_{OL}$	—	100	mA	
"L" level avg. overall output current	$\sum I_{OLAV}$	—	50	mA	*5
"H" level max. output current	I_{OH}	—	-15	mA	*3
"H" level avg. output current	I_{OHAV}	—	-4	mA	*4
"H" level max. overall output current	$\sum I_{OH}$	—	-100	mA	
"H" level avg. overall output current	$\sum I_{OHAV}$	—	-50	mA	*5
Power consumption	P_D	—	500	mW	MB90F543/F549
Operating temperature	T_A	-40	$+85$	°C	
Storage temperature	T_{STG}	-55	$+150$	°C	

*1: AV_{CC}, AVRL and AVRL should not exceed V_{CC}, and AVRL should not exceed AVRH.

*2: V_I and V_O should not exceed $V_{CC} + 0.3V$. V_I should not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supercedes the V_I rating.

*3: The maximum output current is a peak value for a corresponding pin.

*4: Average output current is an average current value observed for a 100 ms period for a corresponding pin.

*5: Total average current is an average current value observed for a 100 ms period for all corresponding pins.

Note: Average output current = operating current × operating efficiency

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Conditions

$(V_{SS} = AV_{SS} = 0V)$

Parameter	Symbol	Value			Units	Remarks
		Min.	Typ.	Max.		
Power supply voltage	V_{CC}	4.5	5.0	5.5	V	
Smooth capacitor	C_S	0.022	0.1	1.0	μF	*
Operating temperature	T_A	−40		+85	°C	

*: Use a ceramic capacitor or a capacitor of better AC characteristics. The V_{CC} Capacitor should be greater than this capacitor.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

• **C Pin Connection Diagram**

3. DC Characteristics

$(V_{CC} = 5.0\ V\pm10\%, V_{SS} = AV_{SS} = 0V, T_A = -40\ °C\ to\ +85\ °C)$

Parameter	Symbol	Pin	Condition	Min.	Typ.	Max.	Units	Remarks
Input H voltage	V_{IHS}	CMOS hysteresis input pin	—	$0.8\ V_{CC}$	—	$V_{CC} + 0.3$	V	
	V_{IHM}	MD input pin	—	$V_{CC} - 0.3$	—	$V_{CC} + 0.3$	V	
Input L voltage	V_{ILS}	CMOS hysteresis input pin	—	$V_{CC} - 0.3$	—	$0.2\ V_{CC}$	V	
	V_{ILM}	MD input pin	—	$V_{CC} - 0.3$	—	$V_{CC} + 0.3$	V	
Output H voltage	V_{OH}	All output pins	$V_{CC} = 4.5V$, $I_{OH} = -4.0mA$	$V_{CC} - 0.5$	—	—	V	
Output L voltage	V_{OL}	All output pins	$V_{CC} = 4.5V$, $I_{OL} = 4.0mA$	—	—	0.4	V	
Input leak current	I_{IL}		$V_{CC} = 5.5V$, $V_{SS} < V_I < V_{CC}$	−5	—	5	µA	
Power supply current*	I_{CC}	V_{CC}	$V_{CC} = 5.0\ V\pm10\%$, Internal frequency: 16 MHz, At normal operation	—	45	60	mA	MB90F543/F549
	I_{CCS}		$V_{CC} = 5.0V\pm10\%$, Internal frequency: 16 MHz, At sleep	—	13	22	mA	MB90F543/F549
	I_{CCL}		$V_{CC} = 5.0V$, Internal frequency: 8 kHz, At sub operation	—	0.2	1	mA	MB90F543/F549
	I_{CCLS}		$V_{CC} = 5.0V$, Internal frequency: 8 kHz, At sub sleep	—	10	50	µA	MB90F543/F549
	I_{CCT}		$V_{CC} = 5.0V$, Internal frequency: 8 kHz, At watch mode	—	10	50	µA	MB90F543/F549
	I_{CCH1}		$V_{CC} = 5.0\ V\pm10\%$, At stop, $T_A = 25°C$	—	5	20	µA	MB90F543/F549
	I_{CCH2}		$V_{CC} = 5.0\ V\pm10\%$, At hardware standby mode, $T_A = 25°C$	—	50	100	µA	MB90F543/F549
Input capacity	C_{IN}	Other than AV_{CC}, AV_{SS}, AVRH, AVRL, C, V_{CC}, V_{SS}	—	—	10	80	pF	

*: Current values are tentative. They are subject to change without notice according to improvements in the characteristics. The power supply current testing conditions are when using the external clock.

4. AC Characteristics

(1) Clock Timing

$(V_{CC} = 5.0\ V\pm10\%,\ V_{SS} = AV_{SS} = 0\ V,\ T_A = -40\ °C\ to\ +85\ °C)$

Parameter	Symbol	Pin	Value			Units	Remarks
			Min.	Typ.	Max.		
Oscillation frequency	f_C	X0, X1	3	—	16	MHz	
	f_{CL}	X0A, X1A	—	32.768	—	kHz	
Oscillation cycle time	t_{CYL}	X0, X1	62.5	—	333	ns	
	t_{LCYL}	X0A, X1A	—	30.5	—	μs	
Frequency deviation with PLL *	Δf	—	—	—	5	%	
Input clock pulse width	P_{WH}, P_{WL}	X0	10	—	—	ns	Duty ratio is about 30 to 70%.
	P_{WLH}, P_{WLL}	X0A	—	15.2	—	μs	
Input clock rise and fall time	t_{CR}, t_{CF}	X0	—	—	5	ns	When using external clock
Machine clock frequency	f_{CP}	—	1.5	—	16	MHz	When using main clock
	f_{LCP}	—	—	8.192	—	kHz	When using sub-clock
Machine clock cycle time	t_{CP}	—	62.5	—	666	ns	When using main clock
	t_{LCP}	—	—	122.1	—	μs	When using sub-clock

* : Frequency deviation indicates the maximum frequency difference from the target frequency when using a multiplied clock.

$$\Delta f = \frac{|\alpha|}{f_O} \times 100\%$$

• Clock Timing

- **Guaranteed operation range**

Guaranteed operation range for MB90F543/F549

Guaranteed operation range of MB90V540

Guaranteed PLL operation range

Power supply voltage Vcc (V)

5.5, 4.5, 3.3, 3.0

Machine clock fcp (MHz): 1.5 3 8 12 16

- **Oscillation clock frequency and Machine clock frequency**

×4 ×3 ×2 ×1

Machine clock fcp (MHz): 16, 12, 9, 8, 4

×1/2 (PLL off)

Oscillation clock fc (MHz): 3 4 8 16

AC characteristics are set to the measured reference voltage values below.

- **Input signal waveform**

Hysteresis Input Pin

0.8 Vcc
0.2 Vcc

- **Output signal waveform**

Output Pin

2.4 V
0.8 V

(2) Clock Output Timing

$(V_{CC} = 5.0\ V \pm 10\%,\ V_{SS} = AV_{SS} = 0.0\ V,\ T_A = -40\ °C\ to\ +85\ °C)$

Parameter	Symbol	Pin	Condition	Value		Units	Remarks
				Min.	Max.		
Cycle time	t_{CYC}	CLK	$V_{CC} = 5\ V \pm 10\%$	62.5	—	ns	
CLK $\uparrow$ $\Rightarrow$ CLK $\downarrow$	t_{CHCL}			20	—	ns	

(3) Reset and Hardware Standby Input

$(V_{CC} = 5.0\ V \pm 10\%,\ V_{SS} = AV_{SS} = 0.0\ V,\ T_A = -40\ °C\ to\ +85\ °C)$

Parameter	Symbol	Pin	Value		Units	Remarks
			Min.	Max.		
Reset input time	t_{RSTL}	$\overline{RST}$	16 t_{CP}	—	ns	
Hardware standby input time	t_{HSTL}	$\overline{HST}$	16 t_{CP}	—	ns	

"t_{CP}" represents one cycle time of the machine clock.
Any reset can not fully initialize the Flash Memory if it is performing the automatic algorithm.

(4) Power On Reset

$(V_{CC} = 5.0 \text{ V}\pm10\%, V_{SS} = AV_{SS} = 0.0 \text{ V}, T_A = -40 \text{ °C to } +85 \text{ °C})$

Parameter	Symbol	Pin	Condition	Value		Units	Remarks
				Min.	Max.		
Power on rise time	t_R	V_{CC}	—	0.05	30	ms	
Power off time	t_{OFF}	V_{CC}		50	—	ms	Due to repetitive operation

Note • V_{CC} must be kept lower than 0.2 V before power-on.
   • The above values are used for creating a power-on reset.
   • Some registers in the device are initialized only upon a power-on reset. To initialize these register, turn on the power supply using the above values.

(5) Bus Timing (Read)

(V$_{CC}$ = 4.5 V to 5.5 V, V$_{SS}$ = 0 V, T$_A$ = −40 °C to +85 °C)

Parameter	Symbol	Pin	Condition	Value Min.	Value Max.	Units	Remarks
ALE pulse width	t$_{LHLL}$	ALE		t$_{CP}$/2 − 20		ns	
Valid address ⇒ ALE ↓ time	t$_{AVLL}$	ALE, A23 to A16, AD15 to AD00		t$_{CP}$/2 − 20	—	ns	
ALE ↓ ⇒ Address valid time	t$_{LLAX}$	ALE, AD15 to AD00		t$_{CP}$/2 − 15	—	ns	
Valid address ⇒ $\overline{RD}$ ↓ time	t$_{AVRL}$	A23 toA16, AD15 to AD00, $\overline{RD}$		t$_{CP}$ − 15	—	ns	
Valid address ⇒ Valid data input	t$_{AVDV}$	A23 to A16, AD15 to AD00		—	5 t$_{CP}$/2 − 60	ns	
$\overline{RD}$ pulse width	t$_{RLRH}$	$\overline{RD}$	—	3 t$_{CP}$/2 − 20	—	ns	
$\overline{RD}$ ↓ ⇒ Valid data input	t$_{RLDV}$	$\overline{RD}$, AD15 to AD00		—	3 t$_{CP}$/2 − 60	ns	
$\overline{RD}$ ↑ ⇒ Data hold time	t$_{RHDX}$	$\overline{RD}$, AD15 to AD00		0	—	ns	
$\overline{RD}$ ↓ ⇒ ALE ↑ time	t$_{RHLH}$	$\overline{RD}$, ALE		t$_{CP}$/2 − 15	—	ns	
$\overline{RD}$ ↑ ⇒ Address valid time	t$_{RHAX}$	$\overline{RD}$, A23 to A16		t$_{CP}$/2 − 10	—	ns	
Valid address ⇒ CLK ↑ time	t$_{AVCH}$	A23 to A16, AD15 to AD00, CLK		t$_{CP}$/2 − 20	—	ns	
$\overline{RD}$ ↓ ⇒ CLK ↑ time	t$_{RLCH}$	$\overline{RD}$, CLK		t$_{CP}$/2 − 20	—	ns	
ALE ↓ ⇒ $\overline{RD}$ ↓ time	t$_{LLRL}$	ALE, $\overline{RD}$		t$_{CP}$/2 − 15	—	ns	

• **Bus Timing (Read)**

(6) Bus Timing (Write)

$(V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}, T_A = -40 \text{ }^\circ\text{C to } +85 \text{ }^\circ\text{C})$

Parameter	Symbol	Pin	Condition	Value		Units	Remarks
				Min.	Max.		
Valid address $\Rightarrow$ $\overline{WR}$ $\downarrow$ time	t$_{AVWL}$	A23 to A16, AD15 to AD00, $\overline{WR}$		t$_{CP}$ − 15	—	ns	
$\overline{WR}$ pulse width	t$_{WLWH}$	$\overline{WR}$		3 t$_{CP}$/2 − 20	—	ns	
Valid data output $\Rightarrow$ $\overline{WR}$ $\uparrow$ time	t$_{DVWH}$	AD15 to AD00, $\overline{WR}$	—	3 t$_{CP}$/2 − 20	—	ns	
$\overline{WR}$ $\uparrow$ $\Rightarrow$ Data hold time	t$_{WHDX}$	AD15 to AD00, $\overline{WR}$		20	—	ns	
$\overline{WR}$ $\uparrow$ $\Rightarrow$ Address valid time	t$_{WHAX}$	A23 to A16, $\overline{WR}$		t$_{CP}$/2 − 10	—	ns	
$\overline{WR}$ $\uparrow$ $\Rightarrow$ ALE $\uparrow$ time	t$_{WHLH}$	$\overline{WR}$, ALE		t$_{CP}$/2 − 15	—	ns	
$\overline{WR}$ $\downarrow$ $\Rightarrow$ CLK $\uparrow$ time	t$_{WLCH}$	$\overline{WR}$, CLK		t$_{CP}$/2 − 20	—	ns	

• **Bus Timing (Write)**

(7) Ready Input Timing

$(V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}, T_A = -40 \text{ °C to } +85 \text{ °C})$

Parameter	Symbol	Pin	Condition	Value		Units	Remarks
				Min.	Max.		
RDY setup time	t_{RYHS}	RDY	—	45	—	ns	
RDY hold time	t_{RYHH}	RDY		0	—	ns	

Note: If the RDY setup time is insufficient, use the auto-ready function.

- **Ready Input Timing**

(8) Hold Timing

$(V_{CC} = 4.5$ V to 5.5 V, $V_{SS} = 0$ V, $T_A = -40$ °C to +85 °C)

Parameter	Symbol	Pin	Condition	Value		Units	Remarks
				Min.	Max.		
Pin floating $\Rightarrow$ $\overline{HAK}$ ↓ time	t_{XHAL}	$\overline{HAK}$	—	30	t_{CP}	ns	
$\overline{HAK}$ ↑ time $\Rightarrow$ Pin valid time	t_{HAHV}	$\overline{HAK}$		t_{CP}	2 t_{CP}	ns	

Note: There is more than 1 cycle from the time HRQ is read to the time the $\overline{HAK}$ is changed.

• **Hold Timing**

(9) UART0/1, Serial I/O Timing

$(V_{CC} = 4.5$ V to 5.5 V, $V_{SS} = 0$ V, $T_A = -40$ °C to +85 °C)

Parameter	Symbol	Pin Symbol	Condition	Value		Units	Remarks
				Min.	Max.		
Serial clock cycle time	t_{SCYC}	SCK0 to SCK2	Internal clock operation output pins are C_L = 80 pF + 1 TTL.	8 t_{CP}	—	ns	
SCK ↓ $\Rightarrow$ SOT delay time	t_{SLOV}	SCK0 to SCK2, SOT0 to SOT2		−80	80	ns	
Valid SIN $\Rightarrow$ SCK ↑	t_{IVSH}	SCK0 to SCK2, SIN0 to SIN2		100	—	ns	
SCK ↑ $\Rightarrow$ Valid SIN hold time	t_{SHIX}	SCK0 to SCK2, SIN0 to SIN2		60	—	ns	
Serial clock "H" pulse width	t_{SHSL}	SCK0 to SCK2	External clock operation output pins are C_L = 80 pF + 1 TTL.	4 t_{CP}	—	ns	
Serial clock "L" pulse width	t_{SLSH}	SCK0 to SCK2		4 t_{CP}	—	ns	
SCK ↓ $\Rightarrow$ SOT delay time	t_{SLOV}	SCK0 to SCK2, SOT0 to SOT2		—	150	ns	
Valid SIN $\Rightarrow$ SCK ↑	t_{IVSH}	SCK0 to SCK2, SIN0 to SIN2		60	—	ns	
SCK ↑ $\Rightarrow$ Valid SIN hold time	t_{SHIX}	SCK0 to SCK2, SIN0 to SIN2		60	—	ns	

Note: 1. AC characteristic in CLK synchronized mode.
2. C_L is load capacity value of pins when testing.
3. t_{CP} is the machine cycle (Unit: ns).

- **Internal Shift Clock Mode**

- **External Shift Clock Mode**

(10) Timer Related Resource Input Timing

$(V_{CC} = 4.5\ V\ to\ 5.5\ V,\ V_{SS} = 0\ V,\ T_A = -40\ °C\ to\ +85\ °C)$

Parameter	Symbol	Pin	Condition	Value		Units	Remarks
				Min.	Max.		
Input pulse width	t_{TIWH}	TIN0, TIN1	—	$4\ t_{CP}$	—	ns	
	t_{TIWL}	IN0 to IN7					

- **Timer Input Timing**

(11) Timer Related Resource Output Timing

$(V_{CC} = 4.5\ V\ to\ 5.5\ V,\ V_{SS} = 0\ V,\ T_A = -40\ °C\ to\ +85\ °C)$

Parameter	Symbol	Pin	Condition	Value		Units	Remarks
				Min.	Max.		
CLK $\uparrow \Rightarrow T_{OUT}$ change time	t_{TO}	TOT0 to TOT1, PPG0 to PPG3	—	30	—	ns	

- **Timer Output Timing**

(12) Trigger Input Timing

$(V_{CC} = 4.5 \text{ to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}, T_A = -40 \text{ }°C \text{ to } +85 \text{ }°C)$

Parameter	Symbol	Pin	Condition	Value		Units	Remarks
				Min.	Max.		
Input pulse width	t_{TRGH} t_{TRGL}	INT0 to INT7, ADTG	—	5 t_{CP}	—	ns	

• **Trigger Input Timing**

5. A/D Converter

(V_{CC} = AV_{CC} = 5.0 V±10%, V_{SS} = AV_{SS} = 0 V, 3.0 V ≤ AVRH − AVRL, T_A = −40 °C to +85 °C)

Parameter	Symbol	Pin	Rated Value			Units	Remarks
			Min.	Typ.	Max.		
Resolution	—	—	—		10	bit	
Conversion error	—	—	—	—	±5.0	LSB	
Nonlinearity error	—	—	—	—	±2.5	LSB	
Differential nonlinearity error	—	—	—	—	±1.9	LSB	
Zero reading voltage	V_{OT}	AN0 to AN7	AVRL − 3.5	AVRL + 0.5	AVRL + 4.5	mV	
Full scale reading voltage	V_{FST}	AN0 to AN7	AVRH − 6.5	AVRH − 1.5	AVRH + 1.5	mV	
Conversion time	—	—	—	$352t_{CP}$	—	ns	
Sampling time	—	—	—	$64t_{CP}$	—	ns	
Analog port input current	I_{AIN}	AN0 to AN7	−10	—	10	μA	
Analog input voltage range	V_{AIN}	AN0 to AN7	AVRL	—	AVRH	V	
Reference voltage range	—	AVRH	AVRL + 2.7	—	AV_{CC}	V	
	—	AVRL	0	—	AVRH − 2.7	V	
Power supply current	I_A	AV_{CC}	—	5	—	mA	
	I_{AH}	AV_{CC}	—	—	5	μA	*
Reference voltage current	I_R	AVRH	200	400	600	μA	
	I_{RH}	AVRH	—	—	5	μA	*
Offset between input channels	—	AN0 to AN7	—	—	4	LSB	

*: When not using an A/D converter, this is the current (V_{CC} = AV_{CC} = AVRH = 5.0 V) when the CPU is stopped.

6. A/D Converter Glossary

Resolution: Analog changes that are identifiable with the A/D converter

Linearity error: The deviation of the straight line connecting the zero transition point ("00 0000 0000" $\leftrightarrow$ "00 0000 0001") with the full-scale transition point ("11 1111 1110" $\leftrightarrow$ "11 1111 1111") from actual conversion characteristics

Differential linearity error: The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

Total error: The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.

$$1 \text{ LSB} = \text{(Theoretical value)} \ \frac{AVRH - AVRL}{1024} \ [V]$$

V_{OT} (Theoretical value) = AVRL + 0.5 LSB[V]

V_{FST} (Theoretical value) = AVRH − 1.5 LSB[V]

$$\text{Total error for digital output N} = \frac{V_{NT} - \{1 \text{ LSB} \times (N-1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \ [LSB]$$

V_{NT}: Voltage at a transition of digital output from (N − 1) to N

(Continued)

(Continued)

Linearity error

Differential linearity error

$$\text{Linearity error of digital output N} = \frac{V_{NT} - \{1\ LSB \times (N-1) + V_{OT}\}}{1\ LSB}\ [LSB]$$

$$\text{Differential linearity error of digital N} = \frac{V_{(N+1)T} - V_{NT}}{1\ LSB} - 1\ LSB\ [LSB]$$

$$1\ LSB = \frac{V_{FST} - V_{OT}}{1022}\ [V]$$

V_{OT}: Voltage at transition of digital output from "000$_H$" to "001$_H$"
V_{FST}: Voltage at transition of digital output from "3FE$_H$" to "3FF$_H$"

7. Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions, :
- Output impedance values of the external circuit of 15 kΩ or lower are recommended.
- When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor and internal capacitor.

When the output impedance of the external circuit is too high, the sampling period for analog voltages may not be sufficient (sampling period = 4.00 μs @machine clock of 16 MHz).

- **Equipment of analog input circuit model**

Note: Listed values must be considered as standards.

- **Error**

The smaller the | AVRH − AVRL |, the greater the error would become relatively.

■ **ORDERING INFORMATION**

Part number	Package	Remarks
MB90F543PF MB90F549PF	100-pin Plastic QFP (FPT-100P-M06)	
MB90V540CR	256-pin Ceramic PGA (PGA-256C-A01)	For evaluation

## ■ PACKAGE DIMENSIONS

100-pin Plastic QFP
(FPT-100P-M06)

23.90±0.40(.941±.016)

20.00±0.20(.787±.008)

80

81

51

50

100

31

LEAD No. 1

30

INDEX

"A"

"B"

14.00±0.20
(.551±.008)

17.90±0.40
(.705±.016)

0.65(.0256)TYP

0.30±0.10
(.012±.004)

⊕ 0.13(.005) Ⓜ

3.35(.132)MAX
(Mounting height)

0.05(.002)MIN
(STAND OFF)

12.35(.486)
REF

16.30±0.40
(.642±.016)

0.15±0.05(.006±.002)

0.10(.004)

18.85(.742)REF

22.30±0.40(.878±.016)

Details of "A" part

0.25(.010)

0.30(.012)

0.18(.007)MAX

0.53(.021)MAX

Details of "B" part

0 ～ 10°

0.80±0.20
(.031±.008)

Ⓒ 2000 FUJITSU LIMITED F100008-3C-3

Dimensions in mm (inches)

250-pin Ceramic PGA
(PGA-256C-A01)

C0.51 (.020) TYP
(3 PLCS)

0.20 ± 0.05
(.0079 ± .002)

22.86 (.900)
REF

1.27 (.050) TYP

INDEX AREA

C1.02 (.040) TYP

EXTRA INDEX PIN

25.10 ± 0.30 SQ
(.988 ± .012)

$1.50^{+0.30}_{-0.10}$ ($.059^{+.012}_{-.004}$)

6.35 (.250) MAX

© 1994 FUJITSU LIMITED R256001SC-5-3

Dimensions in mm (inches)

FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
Shinjuku Dai-Ichi Seimei Bldg. 7-1,
Nishishinjuku 2-chome, Shinjuku-ku,
Tokyo 163-0721, Japan
Tel: +81-3-5322-3347
Fax: +81-3-5322-3386

http://edevice.fujitsu.com/

North and South America

FUJITSU MICROELECTRONICS, INC.
3545 North First Street,
San Jose, CA 95134-1804, U.S.A.
Tel: +1-408-922-9000
Fax: +1-408-922-9179

Customer Response Center
Mon. - Fri.: 7 am - 5 pm (PST)
Tel: +1-800-866-8608
Fax: +1-408-922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH
Am Siebenstein 6-10,
D-63303 Dreieich-Buchschlag,
Germany
Tel: +49-6103-690-0
Fax: +49-6103-690-122

http://www.fujitsu-fme.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD.
#05-08, 151 Lorong Chuan,
New Tech Park,
Singapore 556741
Tel: +65-281-0770
Fax: +65-281-0220

http://www.fmap.com.sg/

Korea

FUJITSU MICROELECTRONICS KOREA LTD.
1702 KOSMO TOWER, 1002 Daechi-Dong,
Kangnam-Gu,Seoul 135-280
Korea
Tel: +82-2-3484-7100
Fax: +82-2-3484-7111

F0101
© FUJITSU LIMITED Printed in Japan