#### Features

- Fast Read Access Time 90 ns
- Low Power CMOS Operation
  - 100 µA max. Standby
  - 40 mA max. Active at 5 MHz
- JEDEC Standard Packages
  - 32 Lead PLCC
  - 32-Lead 600-mil PDIP and Cerdip
  - 32-Lead 450-mil SOIC (SOP)
  - 32-Lead TSOP
- 5V  $\pm$  10% Supply
- High-Reliability CMOS Technology
  2,000V ESD Protection
  - 200 mA Latchup Immunity
- Rapid<sup>™</sup> Programming Algorithm 50 µs/byte (typical)
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Industrial and Commercial Temperature Ranges

#### Description

The AT27C080 chip is a low-power, high-performance 8,388,608-bit ultraviolet erasable programmable read only memory (EPROM) organized as 1M by 8 bits. The AT27C080 requires only one 5V power supply in normal read mode operation. Any byte can be accessed in less than 90 ns, eliminating the need for speed reducing WAIT states on high-performance microprocessor systems.

Atmel's scaled CMOS technology provides low active power consumption and fast programming. Power consumption is typically 10 mA in active mode and less than 10 μA in standby mode. *(continued)* 

CDIP, PDIP, SOIC Top View

### Pin Configurations

32 VCC A19 🗆 **Pin Name** Function A16 2 31 🗆 A18 A15 🗆 3 30 A17 A0 - A19 Addresses A12 4 29 🗆 A14 28 🗆 A13 A7 🗆 5 00 - 07 Outputs A6 [ 27 🗆 A8 A5 🗆 26 🗆 A9 CE 25 🗆 A11 A4 🗆 Chip Enable 24 0E/VPP A3 1 9 A2 10 23 🗆 A10 OE Output Enable A1 🗆 11 22 🗆 CE 21 07 A0 12 00 🛛 13 20 🗆 06 **TSOP** Top View 01 🗌 14 19 🗆 05 Type 1 18 04 02 🗖 15 GND 16 17 03 А11 Г 32 A9 🗆 31 🗆 A10 **PLCC Top View** CE A8 🗆 3 30 A13 🗆 4 29 07 A19 VCC A18 A17 A14 🗆 28 06 05 A17 6 27 22 A18 🗆 26 04 H A14 A7 🗆 29 03 VCC 🗆 25 A6 🗆 28 🗆 A13 GND A19 🗆 9 24 A5 🗆 27 A8 🗆 A16 🗆 10 23 02 26 🗆 A9 A4 🗆 A15 🗆 11 22 01 25 A11 A3 🗆 9 00 A12 🗆 12 21 24 DE/VPP A2 🗆 10 A7 🗆 13 20 D A O 23 🗆 A10 A1 🗆 11 14 ] A1 A6 🗆 19 22 A0 🗆 12 13<sub>4</sub> 460 🗆 A2 15 18 \$ 9 1 8 0 0<sup>21</sup> O0 □ 07 17 ∃A3 01 02 02 03 04 05 06 06



## 8-Megabit (1M x 8) UV Erasable CMOS EPROM

## AT27C080





# AIMEL

The AT27C080 is available in a choice of packages, including; one-time programmable (OTP) plastic PLCC, PDIP, SOIC (SOP), and TSOP, as well as windowed ceramic Cerdip. All devices feature two-line control ( $\overline{CE}$ ,  $\overline{OE}$ ) to give designers the flexibility to prevent bus contention.

With high density 1M byte storage capability, the AT27C080 allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

Atmel's 27C080 has additional features to ensure high quality and efficient production use. The Rapid<sup>TM</sup> Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 50  $\mu$ s/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

#### **Erasure Characteristics**


The entire memory array of the AT27C080 is erased (all outputs read as  $V_{OH}$ ) after exposure to ultraviolet light at a wavelength of 2,537Å. Complete erasure is assured after a minimum of 20 minutes of exposure using 12,000  $\mu$ W/cm<sup>2</sup> intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of 15 W.sec/cm<sup>2</sup>. To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable EPROM that will be subjected to continuous flourescent indoor lighting or sunlight.

#### **System Considerations**

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu$ F high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V<sub>CC</sub> and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu$ F bulk electrolytic capacitor should be utilized, again connected between the V<sub>CC</sub> and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

AT27C080

#### **Block Diagram**



#### **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V <sup>(1)</sup>
Voltage on A9 with Respect to Ground2.0V to +14.0V <sup>(1)</sup>
V <sub>PP</sub> Supply Voltage with Respect to Ground2.0V to +14.0V <sup>(1)</sup>
Integrated UV Erase Dose 7258 W•sec/cm <sup>2</sup>

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V DC which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V<sub>CC</sub> + 0.75V DC which may overshoot to +7.0V for pulses of less than 20 ns.

#### **Operating Modes**

Mode/Pin	CE	$\overline{\text{OE}}/V_{\text{PP}}$	Ai	Outputs
Read	V <sub>IL</sub>	V <sub>IL</sub>	Ai	D <sub>OUT</sub>
Output Disable	Х	V <sub>IH</sub>	X <sup>(1)</sup>	High Z
Standby	V <sub>IH</sub>	Х	Х	High Z
Rapid Program <sup>(2)</sup>	V <sub>IL</sub>	V <sub>PP</sub>	Ai	D <sub>IN</sub>
PGM Verify	V <sub>IL</sub>	V <sub>IL</sub>	Ai	D <sub>OUT</sub>
PGM Inhibit	V <sub>IH</sub>	V <sub>PP</sub>	Х	High Z
Product Identification <sup>(4)</sup>	V <sub>IL</sub>	V <sub>IL</sub>	$A9 = V_{H}^{(3)}$ $A0 = V_{IH} \text{ or } V_{IL}$ $A1 - A19 = V_{IL}$	Identification Code

Notes: 1. X can be  $V_{IL}$  or  $V_{IH.}$ 

- 2. Refer to Programming Characteristics.
- 3.  $V_{H} = 12.0 \pm 0.5 V.$
- Two identifier bytes may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9 which is set to V<sub>H</sub> and A0 which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification byte and high (V<sub>IH</sub>) to select the Device Code byte.





#### DC and AC Operating Conditions for Read Operation

	AT27C080					
		-90	-10	-12	-15	
Operating Temperature (Case)	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C	
Operating Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	
V <sub>CC</sub> Power Supply		$5V \pm 10\%$	$5V \pm 10\%$	5V ± 10%	5V ± 10%	

#### **DC and Operating Characteristics for Read Operation**

Symbol	Parameter	Condition	Min	Max	Units
I <sub>LI</sub>	Input Load Current	$V_{IN} = 0V$ to $V_{CC}$ (Com., Ind.)		±1.0	μA
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = 0V$ to $V_{CC}$ (Com., Ind.)		±5.0	μA
I <sub>SB</sub> V <sub>0</sub>	V (1) Storedby Overset	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μA
	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$I_{SB2}$ (TTL), $\overline{CE}$ = 2.0 to $V_{CC}$ + 0.5V		1.0	mA
I <sub>CC</sub>	V <sub>CC</sub> Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}$		40	mA
V <sub>IL</sub>	Input Low Voltage		-0.6	0.8	V
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V

Note: 1.  $V_{CC}$  must be applied simultaneously or before  $\overline{OE}/V_{PP}$ , and removed simultaneously or after  $\overline{OE}/V_{PP}$ .

#### **AC Characteristics for Read Operation**


				AT27C080							
			-90		-10		-1	-12		-15	
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Min	Max	Units
t <sub>ACC</sub> <sup>(4)</sup>	Address to Output Delay	$\overline{CE} = \overline{OE}/V_{PP} = V_{IL}$		90		100		120		150	ns
t <sub>CE</sub> <sup>(3)</sup>	CE to Output Delay	$\overline{OE} = V_{IL}$		90		100		120		150	ns
t <sub>OE</sub> <sup>(3)(4)</sup>	OE to Output Delay	CE = V <sub>IL</sub>		20		20		30		35	ns
t <sub>DF</sub> <sup>(2)(5)</sup>	OE or CE High to Output Float, whichever occurred first			30		30		35		40	ns
t <sub>OH</sub>	Output Hold from Address, $\overline{CE}$ or $\overline{OE}/V_{PP}$ whichever occurred first		0		0		0		0		ns

Note: 2, 3, 4, 5. See AC Waveforms for Read Operation.

## AT27C080


AT27C080

#### AC Waveforms for Read Operation<sup>(1)</sup>




- Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.
  - t<sub>DF</sub> is specified form OE/VPP or CE, whichever occurs first. Output float is defined as the point when data is no longer driven.
    - 3.  $OE/V_{PP}$  may be delayed up to  $t_{CE}$   $t_{OE}$  after the falling edge of CE without impact on  $t_{CE}$ .
    - OE/V<sub>PP</sub> may be delayed up to t<sub>ACC</sub>- t<sub>OE</sub> after the address is valid without impact on t<sub>ACC</sub>.
    - 5. This parameter is only sampled and is not 100% tested.

#### **Input Test Waveform and Measurement Levels**



 $t_R$ ,  $t_F$  < 20 ns (10% to 90%)

#### **Output Test Load**



Note: 1. CL = 100 pF including jig capacitance.

#### Pin Capacitance

f = 1 MHz, T =  $25^{\circ}C^{(1)}$ 


	Тур	Мах	Units	Conditions
C <sub>IN</sub>	4	8	pF	$V_{IN} = 0V$
C <sub>OUT</sub>	8	12	pF	$V_{OUT} = 0V$

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.



# AIMEL

#### **Programming Waveforms**



Notes: 1. The Input Timing reference is 0.8V for V  $_{\rm IL}$  and 2.0V for V  $_{\rm IH}$ 

2.  $t_{OE}$  and  $t_{DFP}$  are characteristics of the device but must be accommodated by the programmer.

#### **DC Programming Characteristics**

```
T_A = 25 \pm 5^{\circ}C, V_{CC} = 6.5 \pm 0.25V, \overline{OE}/V_{PP} = 13.0 \pm 0.25V
```

			Lin	Limits	
Symbol	Parameter	<b>Test Conditions</b>	Min	Max	Units
I <sub>LI</sub>	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μA
V <sub>IL</sub>	Input Low Level		-0.6	0.8	V
V <sub>IH</sub>	Input High Level		2.0	V <sub>cc</sub> + 1.0	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V
I <sub>CC2</sub>	V <sub>CC</sub> Supply Current (Program and Verify)			40	mA
I <sub>PP2</sub>	OE/V <sub>PP</sub> Supply Current	$\overline{CE} = V_{IL}$		25	mA
V <sub>ID</sub>	A9 Product Identification Voltage		11.5	12.5	V

#### **AC Programming Characteristics**

 $T_A = 25 \pm 5^{\circ}C, V_{CC} = 6.5 \pm 0.25V, \overline{OE}/V_{PP} = 13.0 \pm 0.25V$ 

		Limits			
Symbol	Parameter	Test Conditions <sup>(1)</sup>	Min	Max	Units
t <sub>AS</sub>	Address Setup Time		2.0		μs
t <sub>OES</sub>	OE/V <sub>PP</sub> Setup Time		2.0		μs
t <sub>OEH</sub>	OE/V <sub>PP</sub> Hold Time	Input Rise and Fall Times:	2.0		μs
t <sub>DS</sub>	Data SetupTime	(10% to 90%) 20 ns.	2.0		μs
t <sub>AH</sub>	Address Hold Time	Input Pulse Levels:	0.0		μs
t <sub>DH</sub>	Data Hold Time	0.45V to 2.4V	2.0		μs
t <sub>DFP</sub>	CE High to Output Float Delay <sup>(2)</sup>	Innut Timing Deference Lough	0.0	130	ns
t <sub>VCS</sub>	V <sub>CC</sub> Setup Time	Input Timing Reference Level: 0.8V to 2.0V	2.0		μs
t <sub>PW</sub>	CE Program Pulse Width <sup>(3)</sup>		47.5	52.5	μs
t <sub>DV</sub>	Data Valid from CE	Output Timing Reference Level: 0.8V to 2.0V		1.0	μs
t <sub>VR</sub>	OE/V <sub>PP</sub> Recovery Time	0.00 10 2.00	2.0		ns
t <sub>PRT</sub>	OE/V <sub>PP</sub> Pulse Rise Time During Programming		50		ns

Notes: 1.  $V_{CC}$  must be applied simultaneously or before  $\overline{OE}/V_{PP}$  and removed simultaneously or after  $\overline{OE}/V_{PP}$ .

2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram.

3. Program Pulse width tolerance is 50  $\mu s \pm 5\%.$ 

#### Atmel's 27C080 Integrated Product Identification Code

	Pins									
Codes	A0	07	O6	O5	O4	O3	O2	01	O0	Hex Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	1	0	0	0	1	0	1	0	8A




# AIMEL

#### **Rapid Programming Algorithm**

A 50  $\mu s$   $\overline{CE}$  pulse width is used to program. The address is set to the first location.  $V_{CC}$  is raised to 6.5V and  $\overline{OE}/V_{PP}$  is raised to 13.0V. Each address is first programmed with one 50  $\mu s$   $\overline{CE}$  pulse without verification. Then a verification reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 50  $\mu s$  pulses are applied with a verification after each

pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked.  $\overline{\text{OE}}/V_{\text{PP}}$  is then lowered to  $V_{\text{IL}}$  and  $V_{\text{CC}}$  to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.



### **Ordering Information**

t <sub>ACC</sub>	I <sub>cc</sub>	(mA)			
(ns)	Active	Standby	Ordering Code	Package	Operation Range
90	40	0.1	AT27C080-90DC AT27C080-90JC AT27C080-90PC AT27C080-90RC AT27C080-90TC	32DW6 32J 32P6 32R 32T	Commercial (0°C to 70°C)
	40	0.1	AT27C080-90DI AT27C080-90JI AT27C080-90PI AT27C080-90RI AT27C080-90TI	32DW6 32J 32P6 32R 32T	Industrial (-40°C to 85°C)
100	40	0.1	AT27C080-10DC AT27C080-10JC AT27C080-10PC AT27C080-10RC AT27C080-10TC	32DW6 32J 32P6 32R 32T	Commercial (0°C to 70°C)
	40	0.1	AT27C080-10DI AT27C080-10JI AT27C080-10PI AT27C080-10RI AT27C080-10TI	32DW6 32J 32P6 32R 32T	Industrial (-40°C to 85°C)

(continued)

	Package Type							
32DW6	32-Lead, 0.600" Windowed, Ceramic Dual Inline Package (Cerdip)							
32J	32-Lead, Plastic J-Leaded Chip Carrier (PLCC)							
32P6	32-Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)							
32R	32-Lead, 0.450" Wide, Plastic Gull Wing Small Outline (SOIC)							
32T	32-Lead, Plastic Thin Small Outline Package (TSOP)							





### **Ordering Information** (Continued)

t <sub>ACC</sub> I <sub>C</sub>		(mA)			
(ns)	Active	Standby	Ordering Code	Package	<b>Operation Range</b>
120	40	0.1	AT27C080-12DC	32DW6	Commercial
			AT27C080-12JC	32J	(0°C to 70°C)
			AT27C080-12PC	32P6	
			AT27C080-12RC	32R	
			AT27C080-12TC	32T	
	40	0.1	AT27C080-12DI	32DW6	Industrial
			AT27C080-12JI	32J	(-40°C to 85°C)
			AT27C080-12PI	32P6	
			AT27C080-12RI	32R	
			AT27C080-12TI	32T	
150	40	0.1	AT27C080-15DC	32DW6	Commercial
			AT27C080-15JC	32J	(0°C to 70°C)
			AT27C080-15PC	32P6	
			AT27C080-15RC	32R	
			AT27C080-15TC	32T	
	40	0.1	AT27C080-15DI	32DW6	Industrial
			AT27C080-15JI	32J	(-40°C to 85°C)
			AT27C080-15PI	32P6	
			AT27C080-15RI	32R	
			AT27C080-15TI	32T	

Package Type	
32DW6	32-Lead, 0.600" Windowed, Ceramic Dual Inline Package (Cerdip)
32J	32-Lead, Plastic J-Leaded Chip Carrier (PLCC)
32P6	32-Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)
32R	32-Lead, 0.450" Wide, Plastic Gull Wing Small Outline (SOIC)
32T	32-Lead, Plastic Thin Small Outline Package (TSOP)

## AT27C080