

February 2004

## LM4992 Boomer® Audio Power Amplifier Series

# 420mW Stereo Cell Phone Audio Amplifier

### **General Description**

The LM4992 is a stereo audio power amplifier primarily designed for demanding applications in mobile phones and other portable communication device applications. It is capable of delivering 1 watt, per channel, of continuous average power to an 8 $\Omega$  BTL load with less than 1% distortion (THD+N) from a 5 $V_{DC}$  power supply.

Boomer audio power amplifiers were designed specifically to provide high quality output power with a minimal amount of external components. The LM4992 does not require output coupling capacitors or bootstrap capacitors, and therefore is ideally suited for mobile phone and other low voltage applications where minimal power consumption is a primary requirement.

The LM4992 features independent shutdown control for each channel and a low-power consumption shutdown mode, which is achieved by driving both shutdown pins with logic low. Additionally, the LM4992 features an internal thermal shutdown protection mechanism.

The LM4992 contains advanced pop & click circuitry which eliminates noise which would otherwise occur during turn-on and turn-off transitions.

The LM4992 is unity-gain stable and can be configured by external gain-setting resistors.

## **Key Specifications**

Improved	PSRR at 217Hz & 1KHz	64dB (1KHz)

Stereo Output Power at 5.0V,

1% THD, 8Ω 1.07W (typ)

■ Stereo Output Power at 3.3V, 1% THD, 8Ω 420mW (typ)

■ Shutdown Current, V<sub>dd</sub> = 3.3V 0.2µA (typ)

### **Features**

- Available in space-saving LLP package
- Ultra low current shutdown mode
- BTL output can drive capacitive loads
- Improved pop & click circuitry eliminates noise during turn-on and turn-off transitions
- 2.2 5.5V operation
- No output coupling capacitors, snubber networks or bootstrap capacitors required
- Unity-gain stable
- External gain configuration capability

### **Applications**

- Mobile Phones
- PDAs
- Portable electronic devices

### **Connection Diagram**

### SDA14A



200761E6

Top View
Order Number LM4992SD
See NS Package Number SDA14A

PDF
Boomer® is a registered trademark of National Semiconductor Corporation

# **Typical Application**




FIGURE 1. Typical Audio Amplifier Application Circuit

### **Absolute Maximum Ratings** (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (Note 10) -65°C to +150°C Storage Temperature Input Voltage -0.3V to  $V_{\rm DD}$  +0.3V Power Dissipation (Notes 3, 11) Internally Limited 2000V ESD Susceptibility (Note 4)

ESD Susceptibility (Note 5)

Junction Temperature 150°C Thermal Resistance  $\theta_{JA}$  (LLP) 103°C/W

### **Operating Ratings**

Temperature Range

 $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}$  $T_{MIN} \le T_A \le T_{MAX}$  $2.2V \leq V_{DD} \leq 5.5V$ Supply Voltage

Electrical Characteristics  $V_{DD} = 5V$  (Notes 1, 2) The following specifications apply for the circuit shown in Figure 1, unless otherwise specified. Limits apply for  $T_A = 25$ °C.

200V

		Conditions	LM4992		l luite
Symbol	Parameter		Typical	Limit Units (Limits)	
			(Note 6)	(Notes 7, 8)	(Lillins)
1	Quiescent Power Supply Current	$V_{IN} = 0V$ , $I_o = 0A$ , No Load	6	14	mA (max)
I <sub>DD</sub>		$V_{IN} = 0V$ , $I_o = 0A$ , $8\Omega$ Load	7	18	mA (max)
I <sub>SD</sub>	Shutdown Current	$V_{SD} = V_{GND}$	1.4	3	μA (max)
V <sub>SDIH</sub>	Shutdown Voltage Input High		1.5		V
$V_{SDIL}$	Shutdown Voltage Input Low		1.3		V
Vos	Output Offset Voltage		7	30	mV (max)
P <sub>o</sub>	Output Power	THD = 1% (max); f = 1 kHz, per	1.07	0.9	W (min)
		channel			
T <sub>WU</sub>	Wake-up time		100		ms
THD+N	Total Harmonic Distortion+Noise	$P_o = 0.5 \text{ Wrms}; f = 1 \text{kHz}$	0.15		%
Xtalk	Crosstalk		80		dB
		V <sub>ripple</sub> = 200mV sine p-p	60 (f =		
PSRR	Power Supply Rejection Ratio	Input terminated with 10Ω	217Hz)	55	dB (min)
			64 (f = 1kHz)		

Electrical Characteristics  $V_{DD} = 3.3V$  (Notes 1, 2) The following specifications apply for the circuit shown in Figure 1, unless otherwise specified. Limits apply for  $T_A = 25$ °C.

	Parameter	Conditions	LM4992		
Symbol			Typical	Limit	Units
			(Note 6)	(Notes 7, 8)	(Limits)
1	Quiescent Power Supply Current	V <sub>IN</sub> = 0V, I <sub>o</sub> = 0A, No Load	4	12	mA (max)
I <sub>DD</sub>		$V_{IN} = 0V$ , $I_o = 0A$ , $8\Omega$ Load	5	15	mA (max)
$I_{SD}$	Shutdown Current	$V_{SD} = V_{GND}$	0.2	2.0	μA (max)
$V_{SDIH}$	Shutdown Voltage Input High		1.2		V
V <sub>SDIL</sub>	Shutdown Voltage Input Low		1.0		V
Vos	Output Offset Voltage		7	30	mV (max)
P <sub>o</sub>	Output Power	THD = 1% (max); f = 1 kHz, per channel	420		mW (min)
T <sub>WU</sub>	Wake-up time		75		ms
THD+N	Total Harmonic Distortion+Noise	P <sub>o</sub> = 0.25 Wrms; f = 1kHz	0.1		%
Xtalk	Crosstalk		80		dB
PSRR	Power Supply Rejection Ratio	$V_{ripple}$ = 200mV sine p-p Input terminated with 10 $\Omega$	65 (f = 217Hz)	55	dB (min)
			70 (f = 1kHz)		~= (······)

Electrical Characteristics  $V_{DD} = 2.6V$  (Notes 1, 2) The following specifications apply for the circuit shown in Figure 1, unless otherwise specified. Limits apply for  $T_A = 25^{\circ}C$ .

	Parameter	Conditions	LM4992		
Symbol			Typical	Limit	Units
			(Note 6)	(Notes 7, 8)	(Limits)
1	Quiescent Power Supply Current	V <sub>IN</sub> = 0V, I <sub>o</sub> = 0A, No Load	4.0		mA (max)
I <sub>DD</sub>		$V_{IN} = 0V$ , $I_o = 0A$ , $8\Omega$ Load	6.0		mA (max)
I <sub>SD</sub>	Shutdown Current	$V_{SD} = V_{GND}$	0.02	2.0	μΑ (max)
V <sub>SDIH</sub>	Shutdown Voltage Input High		1.2		V
V <sub>SDIL</sub>	Shutdown Voltage Input Low		1.0		V
V <sub>os</sub>	Output Offset Voltage		5	30	mV (max)
P <sub>o</sub>	Output Power	THD = 1% (max); f = 1 kHz, per channel	240		mW (min)
T <sub>wu</sub>	Wake-up time	Chambi	70		ms
THD+N	Total Harmonic Distortion+Noise	$P_o = 0.15 \text{ Wrms}; f = 1 \text{kHz}$	0.1		%
Xtalk	Crosstalk		80		dB
PSRR	Power Supply Rejection Ratio	$V_{ripple} = 200 \text{mV} \text{ sine p-p}$ Input terminated with $10\Omega$	51 (f = 217Hz)		dB (min)
			51 (f = 1kHz)		

Note 1: All voltages are measured with respect to the ground pin, unless otherwise specified.

Note 2: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by  $T_{JMAX}$ ,  $\theta_{JA}$ , and the ambient temperature  $T_A$ . The maximum allowable power dissipation is  $P_{DMAX} = (T_{JMAX} - T_A)/\theta_{JA}$  or the number given in Absolute Maximum Ratings, whichever is lower.

- Note 4: Human body model, 100pF discharged through a 1.5k $\Omega$  resistor.
- Note 5: Machine Model, 220pF-240pF discharged through all pins.
- Note 6: Typicals are measured at 25°C and represent the parametric norm.
- Note 7: Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).
- Note 8: Datasheet min/max specification limits are guaranteed by design, test, or statistical analysis.
- Note 9:  $R_{OUT}$  is measured from the output pin to ground. This value represents the parallel combination of the  $10k\Omega$  output resistors and the two  $20k\Omega$  resistors.

Note 10: If the product is in Shutdown mode and V<sub>DD</sub> exceeds 6V (to a max of 8V V<sub>DD</sub>), then most of the excess current will flow through the ESD protection circuits. If the source impedance limits the current to a max of 10mA, then the device will be protected. If the device is enabled when  $V_{DD}$  is greater than 5.5V and less than 6.5V, no damage will occur, although operation life will be reduced. Operation above 6.5V with no current limit will result in permanent damage.

Note 11: Maximum power dissipation in the device (P<sub>DMAX</sub>) occurs at an output power level significantly below full output power. P<sub>DMAX</sub> can be calculated using Equation 1 shown in the Application Information section. It may also be obtained from the power dissipation graphs.


### **External Components Description**

(Figure 1)


Components		Functional Description		
1.	R <sub>i</sub>	Inverting input resistance which sets the closed-loop gain in conjunction with R <sub>f</sub> . This resistor also forms a		
		high pass filter with $C_i$ at $f_C = 1/(2\pi R_i C_i)$ .		
2.	C <sub>i</sub>	Input coupling capacitor which blocks the DC voltage at the amplifiers input terminals. Also creates a		
		highpass filter with $R_i$ at $f_c = 1/(2\pi R_i C_i)$ . Refer to the section, <b>Proper Selection of External Components</b> ,		
		for an explanation of how to determine the value of C <sub>i</sub> .		
3.	R <sub>f</sub>	Feedback resistance which sets the closed-loop gain in conjunction with R <sub>i</sub> .		
4.	Cs	Supply bypass capacitor which provides power supply filtering. Refer to the <b>Power Supply Bypassing</b>		
		section for information concerning proper placement and selection of the supply bypass capacitor.		
5.	Св	Bypass pin capacitor which provides half-supply filtering. Refer to the section, Proper Selection of Externation		
		Components, for information concerning proper placement and selection of C <sub>B</sub> .		

### **Typical Performance Characteristics**


THD+N vs Frequency at V $_{DD}$  = 5V,  $8\Omega$  R $_{L}$ , and PWR = 500mW, per channel



THD+N vs Frequency at V  $_{DD}$  = 2.6V,  $8\Omega$   $R_{L},$  and PWR = 150mW, per channel




THD+N vs Frequency at  $V_{DD}$  = 3.3V,  $8\Omega$  R<sub>L</sub>, and PWR = 250mW, per channel




200761F2

THD+N vs Power Out at  $V_{DD}$  = 5V,  $8\Omega$  R<sub>L</sub>, 1kHz, per channel




200761F4


THD+N vs Power Out at  $V_{DD}$  = 3.3V,  $8\Omega$   $R_L$ , 1kHz, per channel




THD+N vs Power Out at  $V_{DD}$  = 2.6V,  $8\Omega$  R<sub>L</sub>, 1kHz, per channel



Power Supply Rejection Ratio (PSRR) vs Frequency at  $V_{DD} = 5V$ ,  $8\Omega R_L$ 




Power Supply Rejection Ratio (PSRR) vs Frequency at  $V_{DD} = 5V, 8\Omega R_L$ 



Input terminated with 10 $\Omega$ 


Input Floating

Power Supply Rejection Ratio (PSRR) vs Frequency at  $V_{DD}$  = 3.3V,  $8\Omega$  R<sub>L</sub>



Input Floating


Power Supply Rejection Ratio (PSRR) vs Frequency at  $V_{DD} = 3.3V, 8\Omega R_L$ 



Input Floating


200761G0

# Power Supply Rejection Ratio (PSRR) vs Frequency at $V_{DD}$ = 2.6V, $8\Omega$ $R_L$




Input terminated with 10 $\Omega$ 

### Open Loop Frequency Response, 5V




200761G3

### Open Loop Frequency Response, 2.6V




200761G5

# Power Supply Rejection Ratio (PSRR) vs Frequency at $V_{DD}$ = 2.6V, $8\Omega$ $R_L$




Input Floating

### Open Loop Frequency Response, 3.3V





200761G4

### Noise Floor, 5V, 8 $\Omega$ 80kHz Bandwidth, Input to GND




200761G6






200761G7

# Crosstalk vs Frequency 3.3V, $8\Omega$ , $P_{OUT} = 400$ mW




200761G8

# Crosstalk vs Frequency 2.6V, $8\Omega$ , $P_{OUT} = 200$ mW




200761G9

Power Dissipation vs Output Power, 5V,  $8\Omega$ , per channel




200761H0

# Power Dissipation vs Output Power, 3.3V, $8\Omega$ , per channel




# Power Dissipation vs Output Power, 2.6V, $8\Omega$ , per channel




200761H2


# Shutdown Hysteresis Voltage 5V




# Shutdown Hysteresis Voltage 2.6V




# Frequency Response vs Input Capacitor Size




# Shutdown Hysteresis Voltage 3.3V



# Output Power vs Supply Voltage, $8\Omega$



### Wakeup Time vs Supply Voltage



### **Application Information**

#### **BRIDGE CONFIGURATION EXPLANATION**

As shown in *Figure 1*, the LM4992 has two internal operational amplifiers per channel. The first amplifier's gain is externally configurable , while the second amplifier is internally fixed in a unity-gain, inverting configuration. The closed-loop gain of the first amplifier is set by selecting the ratio of  $R_{\rm f}$  to  $R_{\rm i}$  while the second amplifier's gain is fixed by the two internal 20k $\Omega$  resistors. *Figure 1* shows that the output of amplifier one serves as the input to amplifier two which results in both amplifiers producing signals identical in magnitude, but out of phase by 180°. Consequently, the differential gain for the IC is

$$A_{VD} = 2 * (R_f/R_i)$$

By driving the load differentially through outputs Vo1 and Vo2, an amplifier configuration commonly referred to as "bridged mode" is established. Bridged mode operation is different from the classical single-ended amplifier configuration where one side of the load is connected to ground.

A bridge amplifier design has a few distinct advantages over the single-ended configuration, as it provides differential drive to the load, thus doubling output swing for a specified supply voltage. Four times the output power is possible as compared to a single-ended amplifier under the same conditions. This increase in attainable output power assumes that the amplifier is not current limited or clipped. In order to choose an amplifier's closed-loop gain without causing excessive clipping, please refer to the **Audio Power Amplifier Design** section.

A bridge configuration, such as the one used in LM4992, also creates a second advantage over single-ended amplifiers. Since the differential outputs, Vo1 and Vo2, are biased at half-supply, no net DC voltage exists across the load. This eliminates the need for an output coupling capacitor which is required in a single supply, single-ended amplifier configuration. Without an output coupling capacitor, the half-supply bias across the load would result in both increased internal IC power dissipation and also possible loudspeaker damage.

#### POWER DISSIPATION

Power dissipation is a major concern when designing a successful amplifier, whether the amplifier is bridged or single-ended. A direct consequence of the increased power delivered to the load by a bridge amplifier is an increase in internal power dissipation. The maximum internal power dissipation per channel is 4 times that of a single-ended amplifier. The maximum power dissipation for a given application can be derived from the power dissipation graphs or from Equation 1.

$$P_{DMAX} = 4^* (V_{DD})^2 / (2\pi^2 R_L)$$
 (1)

It is critical that the maximum junction temperature  $T_{JMAX}$  of 150°C is not exceeded.  $T_{JMAX}$  is a function of  $P_{DMAX}$  and the PC board foil area. By adding copper foil, the thermal resistance of the application can be reduced from the free air value of  $\theta_{JA}$ , resulting in higher  $P_{DMAX}$  values without thermal shutdown protection circuitry being activated. Additional copper foil can be added to any of the leads connected to the LM4992. It is especially effective when connected to  $V_{DD}$ , GND, and the output pins. Refer to the application information on the LM4992 reference design board for an example

of good heat sinking. If T<sub>JMAX</sub> still exceeds 150°C, then additional changes must be made. These changes can include reduced supply voltage, higher load impedance, or reduced ambient temperature. Internal power dissipation is a function of output power. Refer to the Typical Performance Characteristics curves for power dissipation information for different output powers and output loading.

#### **EXPOSED-DAP MOUNTING CONSIDERATIONS**

The LM4992's exposed-DAP (die attach paddle) packages (SD) provide a low thermal resistance between the die and the PCB to which the part is mounted and soldered. This allows rapid heat transfer from the die to the surrounding PCB copper area heatsink, copper traces, ground plane, and finally, surrounding air. The result is a low voltage audio power amplifier that produces 1.07W dissipation per channel in an 8 $\Omega$  load at  $\leq$  1% THD+N. This power is achieved through careful consideration of necessary thermal design. Failing to optimize thermal design may compromise the LM4992's performance and activate unwanted, though necessary, thermal shutdown protection.

The LM4992SD must have its DAP soldered to a copper pad on the PCB. The DAP's PCB copper pad is then, ideally, connected to a large plane of continuous unbroken copper. This plane forms a thermal mass, heat sink, and radiation area. Place the heat sink area on either outside plane in the case of a two-sided or multi-layer PCB. (The heat sink area can also be placed on an inner layer of a multi-layer board. The thermal resistance, however, will be higher.) Connect the DAP copper pad to the inner layer or backside copper heat sink area with vias. The via diameter should be 0.012in - 0.013in with a 1.27mm pitch. Ensure efficient thermal conductivity by plugging and tenting the vias with plating and solder mask, respectively.

### **POWER SUPPLY BYPASSING**

As with any amplifier, proper supply bypassing is critical for low noise performance and high power supply rejection. The capacitor location on both the bypass and power supply pins should be as close to the device as possible. Typical applications employ a 5V regulator with 10  $\mu F$  tantalum or electrolytic capacitor and a ceramic bypass capacitor which aid in supply stability. This does not eliminate the need for bypassing the supply nodes of the LM4992. The selection of a bypass capacitor,  $C_B$ , is dependent upon PSRR requirements, click and pop performance (as explained in the section, **Proper Selection of External Components**), system cost, and size constraints.

### SHUTDOWN FUNCTION

In order to reduce power consumption while not in use, the LM4992 contains shutdown circuitry that is used to independently turn off each channel's bias circuitry. This shutdown feature turns a given channel off when logic low is placed on the corresponding shutdown pin. By switching a particular shutdown pin to GND, the LM4992 supply current draw due to that channel will be minimized in idle mode. Idle current is measured with the shutdown pin connected to GND. The trigger point for shutdown is shown as a typical value in the Shutdown Hysteresis Voltage graphs in the Typical Performance Characteristics section. It is best to switch between ground and supply for maximum performance. While the device may be disabled with shutdown voltages in between ground and supply, the idle current may be greater than the

### Application Information (Continued)

typical value of  $0.2\mu A$ . In either case, the shutdown pin should be tied to a definite voltage to avoid unwanted state changes.

In many applications, a microcontroller or microprocessor output is used to control the shutdown circuitry, which provides a quick, smooth transition to shutdown. Another solution is to use a single-throw switch in conjunction with an external pull-up resistor. This scheme guarantees that the shutdown pin will not float, thus preventing unwanted state changes.

#### PROPER SELECTION OF EXTERNAL COMPONENTS

Proper selection of external components in applications using integrated power amplifiers is critical to optimize device and system performance. While the LM4992 is tolerant of external component combinations, consideration to component values must be used to maximize overall system quality.

The LM4992 is unity-gain stable which gives the designer maximum system flexibility. The LM4992 should be used in low gain configurations to minimize THD+N values, and maximize the signal to noise ratio. Low gain configurations require large input signals to obtain a given output power. Input signals equal to or greater than 1 Vrms are available from sources such as audio codecs. Please refer to the section, **Audio Power Amplifier Design**, for a more complete explanation of proper gain selection.

Besides gain, one of the major considerations is the closed-loop bandwidth of the amplifier. To a large extent, the bandwidth is dictated by the choice of external components shown in Figure 1. The input coupling capacitor,  $C_i$ , forms a first order high pass filter which limits low frequency response. This value should be chosen based on needed frequency response for a few distinct reasons.

#### **Selection Of Input Capacitor Size**

Large input capacitors are both expensive and space hungry for portable designs. Clearly, a certain sized capacitor is needed to couple in low frequencies without severe attenuation. But in many cases the speakers used in portable systems, whether internal or external, have little ability to reproduce signals below 100Hz to 150Hz. Thus, using a large input capacitor may not increase actual system performance.

In addition to system cost and size, click and pop performance is effected by the size of the input coupling capacitor,  $C_{\rm i}$  A larger input coupling capacitor requires more charge to reach its quiescent DC voltage (nominally 1/2  $V_{\rm DD}).$  This charge comes from the output via the feedback and is apt to create pops upon device enable. Thus, by minimizing the capacitor size based on necessary low frequency response, turn-on pops can be minimized.

Besides minimizing the input capacitor size, careful consideration should be paid to the bypass capacitor value. Bypass capacitor,  $C_B$ , is the most critical component to minimize turn-on pops since it determines how fast the LM4992 turns on. The slower the LM4992's outputs ramp to their quiescent DC voltage (nominally 1/2  $V_{\rm DD}$ ), the smaller the turn-on pop. Choosing  $C_B$  equal to 1.0µF along with a small value of  $C_i$  (in the range of 0.1µF to 0.39µF), should produce a virtually clickless and popless shutdown function. While the device will function properly, (no oscillations or motorboating), with

 $C_{\rm B}$  equal to 0.1µF, the device will be much more susceptible to turn-on clicks and pops. Thus, a value of  $C_{\rm B}$  equal to 1.0µF is recommended in all but the most cost sensitive designs.

#### **AUDIO POWER AMPLIFIER DESIGN**

#### A 1W/8 $\Omega$ Audio Amplifier

Given:

Power Output 1 Wrms Load Impedance  $8\Omega$  Input Level 1 Vrms Input Impedance 20 k $\Omega$  Bandwidth 100 Hz–20 kHz  $\pm$  0.25 dB

A designer must first determine the minimum supply rail to obtain the specified output power. By extrapolating from the Output Power vs Supply Voltage graphs in the **Typical Performance Characteristics** section, the supply rail can be easily found.

5V is a standard voltage in most applications, it is chosen for the supply rail. Extra supply voltage creates headroom that allows the LM4992 to reproduce peaks in excess of 1W without producing audible distortion. At this time, the designer must make sure that the power supply choice along with the output impedance does not violate the conditions explained in the **Power Dissipation** section.

Once the power dissipation equations have been addressed, the required differential gain can be determined from Equation 2.

$$A_{VD} \ge \sqrt{(P_0 R_L)}/(V_{IN}) = V_{orms}/V_{inrms}$$
 (2) 
$$R_f/R_i = A_{VD}/2$$

From Equation 2, the minimum  $A_{VD}$  is 2.83; use  $A_{VD}=3.$  Since the desired input impedance was 20  $k\Omega,$  and with a  $A_{VD}$  impedance of 2, a ratio of 1.5:1 of  $R_{\rm f}$  to  $R_{\rm i}$  results in an allocation of  $R_{\rm i}=20~k\Omega$  and  $R_{\rm f}=30~k\Omega.$  The final design step is to address the bandwidth requirements which must be stated as a pair of -3 dB frequency points. Five times away from a -3 dB point is 0.17 dB down from passband response which is better than the required  $\pm 0.25$  dB specified.

$$f_L = 100 \text{ Hz/5} = 20 \text{ Hz}$$
  
 $f_H = 20 \text{ kHz} * 5 = 100 \text{ kHz}$ 

As stated in the **External Components** section,  $R_i$  in conjunction with  $C_i$  create a highpass filter.

$$C_i \ge 1/(2\pi^*20 \text{ k}\Omega^*20 \text{ Hz}) = 0.397 \text{ }\mu\text{F}; \text{ use } 0.39 \text{ }\mu\text{F}$$

The high frequency pole is determined by the product of the desired frequency pole,  $f_{\rm H},$  and the differential gain,  $A_{\rm VD}.$  With a  $A_{\rm VD}=3$  and  $f_{\rm H}=100$  kHz, the resulting GBWP = 300kHz which is much smaller than the LM4992 GBWP of 1.5MHz. This figure displays that if a designer has a need to design an amplifier with a higher differential gain, the LM4992 can still be used without running into bandwidth limitations.

The LM4992 is unity-gain stable and requires no external components besides gain-setting resistors, an input coupling capacitor, and proper supply bypassing in the typical application. However, if a closed-loop differential gain of greater than 10 is required, a feedback capacitor (C4) may be needed as shown in Figure 2 to bandwidth limit the amplifier. This feedback capacitor creates a low pass filter that elimi-

### **Application Information** (Continued)

nates possible high frequency oscillations. Care should be taken when calculating the -3dB frequency in that an incorrect combination of  $\mathsf{R}_3$  and  $\mathsf{C}_4$  will cause rolloff before 20kHz. A typical combination of feedback resistor and capacitor that will not produce audio band high frequency rolloff is  $\mathsf{R}_3=20k\Omega$  and  $\mathsf{C}_4=25\text{pf}$ . These components result in a -3dB point of approximately 320 kHz.

#### **PCB LAYOUT GUIDELINES**

This section provides practical guidelines for mixed signal PCB layout that involves various digital/analog power and ground traces. Designers should note that these are only "rule-of-thumb" recommendations and the actual results will depend heavily on the final layout.

# GENERAL MIXED SIGNAL LAYOUT RECOMMENDATION

#### **Power and Ground Circuits**

For 2 layer mixed signal design, it is important to isolate the digital power and ground trace paths from the analog power and ground trace paths. Star trace routing techniques (bringing individual traces back to a central point rather than daisy chaining traces together in a serial manner) can have a major impact on low level signal performance. Star trace

routing refers to using individual traces to feed power and ground to each circuit or even device. This technique will require a greater amount of design time but will not increase the final price of the board. The only extra parts required will be some jumpers.

#### Single-Point Power / Ground Connections

The analog power traces should be connected to the digital traces through a single point (link). A "Pi-filter" can be helpful in minimizing High Frequency noise coupling between the analog and digital sections. It is further recommended to put digital and analog power traces over the corresponding digital and analog ground traces to minimize noise coupling.

#### **Placement of Digital and Analog Components**

All digital components and high-speed digital signal traces should be located as far away as possible from analog components and circuit traces.

### **Avoiding Typical Design / Layout Problems**

Avoid ground loops or running digital and analog traces parallel to each other (side-by-side) on the same PCB layer. When traces must cross over each other do it at 90 degrees. Running digital and analog traces at 90 degrees to each other from the top to the bottom side as much as possible will minimize capacitive noise coupling and cross talk.

# Application Information (Continued)

SCHEMATIC DRAWING





FIGURE 2. Higher Gain Schematic Drawing

13

# **Demonstration Board Layout**




Recommended LLP Board Layout: Top Overlay

Recommended LLP Board Layout: Top Layer

200761E9

# **Demonstration Board Layout** (Continued)



Recommended LLP Board Layout: Bottom Layer

200761F0

# Physical Dimensions inches (millimeters) unless otherwise noted 6) **DIMENSIONS ARE IN MILLIMETERS** (14X 0.6) - (14X 0.25) RECOMMENDED LAND PATTERN - C PIN 1 INDEX AREA О A В 12X 0.5 ⊕ 0.1M C AS BS SDA14A (Rev A) LLP Package Order Number LM4992SD **NS Package Number SDA14A**

### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### **BANNED SUBSTANCE COMPLIANCE**

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



www.national.com

**National Semiconductor Americas Customer** Support Center

Email: new.feedback@nsc.com

Tel: 1-800-272-9959

**National Semiconductor Europe Customer Support Center** Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com

Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790

**National Semiconductor** Asia Pacific Customer Support Center Email: ap.support@nsc.com **National Semiconductor** Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560