#### 5询74LV393DB供应7

## DATA SHEET

# **74LV393**Dual 4-bit binary ripple counter

Product specification
Supersedes data of 1997 Mar 04
IC24 Data Handbook

1997 Jun 10







## **Dual 4-bit binary ripple counter**

74LV393

#### **FEATURES**

- Optimized for Low Voltage applications: 1.0 to 3.6V
- Accepts TTL input levels between V<sub>CC</sub> = 2.7V and V<sub>CC</sub> = 3.6V
- Typical V<sub>OLP</sub> (output ground bounce) < 0.8V @ V<sub>CC</sub> = 3.3V,  $T_{amb} = 25^{\circ}C$
- Typical  $V_{OHV}$  (output  $V_{OH}$  undershoot) > 2V @  $V_{CC}$  = 3.3V,  $T_{amb} = 25^{\circ}C$
- Two 4-bit binary counters with individual clocks
- Divide-by any binary module up to 28 in one package
- Two master resets to clear each 4-bit counter individually
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### **DESCRIPTION**

The 74LV393 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT393.

The 74LV393 is a dual 4-bit binary ripple counter with separate clocks (1CP, 2CP) and master reset (1MR, 2MR) inputs to each

The operation of each half of the "393" is the same as the "93" except no external clock connections are required. The counters are triggered by a HIGH-to-LOW transition of the clock inputs. The counter outputs are internally connected to provide clock inputs to succeeding stages. The outputs of the ripple counter do not change synchronously and should not be used for high-speed address decoding.

The master resets are active-HIGH asynchronous inputs to each 4-bit counter identified by the "1" and "2" in the pin description.

A HIGH level on the nMR input overrides the clock and sets the outputs LOW.

#### QUICK REFERENCE DATA

GND = 0V;  $T_{amb} = 25^{\circ}C$ ;  $t_{r} = t_{f} \le 2.5 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay nCP to nQ <sub>0</sub> nQ to nQn+1 nMR to nQn	C <sub>L</sub> = 15pF V <sub>CC</sub> = 3.3V	12 4 11	ns
f <sub>max</sub>	Maximum clock frequency		99	MHz
C <sub>I</sub>	Input capacitance		3.5	pF
C <sub>PD</sub>	Power dissipation capacitance per flip-flop	$V_I = GND \text{ to } V_{CC}^{-1}$	23	pF

#### NOTE:

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_{D}$  in  $\mu W$ )

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:  $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;


 $f_0$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;

 $\Sigma$  (C<sub>L</sub> × V<sub>CC</sub><sup>2</sup> × f<sub>o</sub>) = sum of the outputs.

#### ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
14-Pin Plastic DIL	–40°C to +125°C	74LV393 N	74LV393 N	SOT27-1
14-Pin Plastic SO	–40°C to +125°C	74LV393 D	74LV393 D	SOT108-1
14-Pin Plastic SSOP Type II	-40°C to +125°C	74LV393 DB	74LV393 DB	SOT337-1
14-Pin Plastic TSSOP Type I	-40°C to +125°C	74LV393 PW	74LV393PW DH	SOT402-1

#### PIN CONFIGURATION




#### PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1, 13	1 <del>CP</del> , 2 <del>CP</del>	Clock inputs (HIGH-to-LOW, edge-triggered)
2, 12	1MR, 2MR	Asynchronous master reset inputs (active HIGH)
3, 4, 5, 6 11, 10, 9, 8	1Q <sub>0</sub> to 1Q <sub>3</sub> 2Q <sub>0</sub> to 2Q <sub>3</sub>	Flip-flop outputs
7	GND	Ground (0V)
14	V <sub>CC</sub>	Positive supply voltage


## Dual 4-bit binary ripple counter

74LV393


#### **LOGIC SYMBOL**




#### **FUNCTIONAL DIAGRAM**



#### LOGIC SYMBOL (IEEE/IEC)



#### **STATE DIAGRAM**




#### **COUNT SEQUENCE FOR 1 COUNTER**

COUNT		OUTF	PUTS	
COUNT	$Q_0$	Q <sub>1</sub>	Q <sub>2</sub>	$Q_3$
0	L	L	L	L
1	Н	L	L	L
2	L	Н	L	L
3	Н	Н	L	L
4	L	L	Н	L
5	Н	L	Н	L
6	L	Н	Н	L
7	Н	Н	Н	L
8	L	L	L	Н
9	Н	L	L	Н
10	L	Н	L	Н
11	Н	Н	L	Н
12	L	L	Н	Н
13	Н	L	Н	Н
14	L	Н	Н	Н
15	Н	Н	Н	Н

## Dual 4-bit binary ripple counter

74LV393

#### **LOGIC DIAGRAM**



#### RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>CC</sub>	DC supply voltage	See Note 1	1.0	3.3	3.6	V
V <sub>I</sub>	Input voltage		0	ı	V <sub>CC</sub>	V
Vo	Output voltage		0	_	V <sub>CC</sub>	V
T <sub>amb</sub>	Operating ambient temperature range in free air	See DC and AC characteristics	-40 -40		+85 +125	°C
t <sub>r</sub> , t <sub>f</sub>	Input rise and fall times	$V_{CC} = 1.0V \text{ to } 2.0V$ $V_{CC} = 2.0V \text{ to } 2.7V$ $V_{CC} = 2.7V \text{ to } 3.6V$	- - -	- - -	500 200 100	ns/V

#### NOTES:

#### **ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>**

In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to GND (ground = 0V).

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +4.6	V
±I <sub>IK</sub>	DC input diode current	$V_{I} < -0.5 \text{ or } V_{I} > V_{CC} + 0.5V$	20	mA
±I <sub>OK</sub>	DC output diode current	$V_{O} < -0.5 \text{ or } V_{O} > V_{CC} + 0.5V$	50	mA
±ΙΟ	DC output source or sink current  – standard outputs	-0.5V < V <sub>O</sub> < V <sub>CC</sub> + 0.5V	25	mA
±I <sub>GND</sub> , ±I <sub>CC</sub>	DC V <sub>CC</sub> or GND current for types with – standard outputs		50	mA
T <sub>stg</sub>	Storage temperature range		–65 to +150	°C
P <sub>TOT</sub>	Power dissipation per package  – plastic DIL  – plastic mini-pack (SO)  – plastic shrink mini-pack (SSOP and TSSOP)	for temperature range: -40 to +125°C above +70°C derate linearly with 12 mW/K above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	750 500 400	mW

#### NOTES:

<sup>1.</sup> The LV is guaranteed to function down to  $V_{CC}$  = 1.0V (input levels GND or  $V_{CC}$ ); DC characteristics are guaranteed from  $V_{CC}$  = 1.2V to  $V_{CC}$  =3.6V.

Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>2.</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## Dual 4-bit binary ripple counter

74LV393

#### DC CHARACTERISTICS FOR THE LV FAMILY

Over recommended operating conditions. Voltages are referenced to GND (ground = 0V).

					LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	-4	0°C to +8	5°C	-40°C to	+125°C	דואט
			MIN	TYP <sup>1</sup>	MAX	MIN	MAX	1
		V <sub>CC</sub> = 1.2V	0.9			0.9		
$V_{IH}$	HIGH level Input voltage	V <sub>CC</sub> = 2.0V	1.4			1.4		V
	1-1-9-	V <sub>CC</sub> = 2.7 to 3.6V	2.0			2.0		
		V <sub>CC</sub> = 1.2V			0.3		0.3	
$V_{IL}$	LOW level Input voltage	V <sub>CC</sub> = 2.0V			0.6		0.6	V
	Venage	V <sub>CC</sub> = 2.7 to 3.6V			0.8		0.8	1
		$V_{CC} = 1.2V; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu A$		1.2				
	HIGH level output	$V_{CC} = 2.0V; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu A$	1.8	2.0		1.8		1
	voltage; all outputs	$V_{CC} = 2.7V; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu A$	2.5	2.7		2.5		]
$V_{OH}$		$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu A$	2.8	3.0		2.8		V
	HIGH level output voltage; STANDARD outputs	$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $-I_O = 6mA$	2.40	2.82		2.20		
		$V_{CC}$ = 1.2V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = 100 $\mu$ A		0				
	LOW level output	$V_{CC}$ = 2.0V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = 100 $\mu$ A		0	0.2		0.2	1
	voltage; all outputs	$V_{CC}$ = 2.7V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = 100 $\mu$ A		0	0.2		0.2	]
$V_{OL}$		$V_{CC}$ = 3.0V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = 100 $\mu$ A		0	0.2		0.2	V
	LOW level output voltage; STANDARD outputs	$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 6mA$		0.25	0.40		0.50	
IĮ	Input leakage current	$V_{CC} = 3.6V$ ; $V_I = V_{CC}$ or GND			1.0		1.0	μА
I <sub>CC</sub>	Quiescent supply current; MSI	$V_{CC} = 3.6V$ ; $V_I = V_{CC}$ or GND; $I_O = 0$			20.0		160	μА
Δl <sub>CC</sub>	Additional quiescent supply current per input	$V_{CC} = 2.7V$ to 3.6V; $V_I = V_{CC} - 0.6V$			500		850	μА

#### NOTE:

<sup>1.</sup> All typical values are measured at  $T_{amb} = 25$ °C.

## Dual 4-bit binary ripple counter

74LV393

#### **AC CHARACTERISTICS**

GND = 0V;  $t_r = t_f \le 2.5 \text{ns}$ ;  $C_L = 50 \text{pF}$ ;  $R_L = 1 \text{K}\Omega$ 

			CONDITION			LIMITS				
SYMBOL	PARAMETER	WAVEFORM	CONDITION	-4	10 to +85 °	C	-40 to	+125 °C	UNIT	
			V <sub>CC</sub> (V)	MIN	TYP <sup>1</sup>	MAX	MIN	MAX		
			1.2	_	75	_	_	-		
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay	Figure 1	2.0	_	26	49	_	60	ns	
PHL/PLH	nCP to nQ <sub>0</sub>	I igule i	2.7	_	19	36	_	44	113	
			3.0 to 3.6	-	14 <sup>2</sup>	29	-	35		
			1.2	-	25	_	-	-		
t t	Propagation delay	Figure 1	2.0	-	9	17	-	20	ns	
t <sub>PHL</sub> /t <sub>PLH</sub>	nQn to nQn+1	I rigule i	2.7	-	6	13	_	15	115	
			3.0 to 3.6	-	5 <sup>2</sup>	10	_	12		
			1.2	-	70	-	-	-		
t	Propagation delay	Figure 2	2.0	-	24	44	_	54	ns	
t <sub>PHL</sub>	nMR to nQn	Figure 2	2.7 – 18		33	-	40	115		
			3.0 to 3.6	-	13 <sup>2</sup>	26	_	32	1	
	<u></u>		2.0	34	10	_	41	-		
$t_{W}$	Clock pulse width HIGH or LOW	Figure 1	2.7	25	8	-	30	-	ns	
	10.1.0.2011		3.0 to 3.6	20	6 <sup>2</sup>	-	24	-		
			2.0	34	12	_	41	-		
$t_{\text{W}}$	Master reset pulse width; HIGH	Figure 2	2.7	25	9	-	30	-	ns	
			3.0 to 3.6	20	7 <sup>2</sup>	-	24	-		
			1.2	-	5	-	_	-		
+	Removal time	Figure 2	2.0	5	2	-	5	-	ns	
t <sub>rem</sub>	nMR to nCP	rigule 2	2.7	5	2	-	5	-	113	
			3.0 to 3.6	3.0 to 3.6 5 1 <sup>2</sup> - 5		-	1			
			2.0	14	53	-	12	_		
$f_{\text{max}}$	Maximum clock pulse frequency	Figure 1	2.7	19	72	_	16	_	MHz	
	pulse frequency		3.0 to 3.6	24	90 <sup>2</sup>	-	20	_		

NOTES:

1. All typical values are measured at  $T_{amb} = 25^{\circ}C$ 2. Typical values are measured at  $V_{CC} = 3.3V$ 

## Dual 4-bit binary ripple counter

74LV393

#### **AC WAVEFORMS**

 $V_M$  = 1.5V at  $V_{CC} \ge 2.7V$ 

 $V_M$  = 0.5 \*  $V_{CC}$  at  $V_{CC}$  < 2.7V  $V_{OL}$  and  $V_{OH}$  are the typical output voltage drop that occur with the output load.




Figure 1. Clock (nCP) to output (1Qn, 2Qn) propagation delays, the clock pulse width, and the maximum clock frequency




Figure 2. Master reset (nMR) pulse width, the master reset to output (Qn) propagation delays, and the master reset to clock (nCP) removal time

#### **TEST CIRCUIT**





Figure 3. Load circuitry for switching times

## Dual 4-bit binary ripple counter

74LV393

DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



#### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	Мн	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.13	0.53 0.38	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.2
inches	0.17	0.020	0.13	0.068 0.044	0.021 0.015	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.087

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT27-1	050G04	MO-001AA				<del>92-11-17</del> 95-03-11

## Dual 4-bit binary ripple counter

74LV393

#### SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



#### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	Α1	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	L വ വരവ	0.0098 0.0039		0.01		0.0098 0.0075	0.35 0.34	0.16 0.15	0.050	0.24 0.23	0.041		0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT108-1	076E06\$	MS-012AB			<del>91-08-13</del> 95-01-23

## Dual 4-bit binary ripple counter

74LV393

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1



#### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	<b>A</b> <sub>3</sub>	рb	O	D <sup>(1)</sup>	E <sup>(1)</sup>	Ф	HE	L	Lp	ø	٧	w	у	Z <sup>(1)</sup>	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.4 0.9	8° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ	PROJECTION	1550E DATE	
SOT337-1		MO-150AB			<del>-95-02-04</del> 96-01-18	


## Dual 4-bit binary ripple counter


74LV393


TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1











#### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A <sub>2</sub>	A <sub>3</sub>	рb	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE			EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ	PROJECTION		ISSUE DATE
SOT402-1		MO-153				<del>94-07-12</del> 95-04-04

## Dual 4-bit binary ripple counter

74LV393

	DEFINITIONS						
Data Sheet Identification	Product Status	Definition					
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.					
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.					
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.					

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code

Date of release: 05-96

Document order number:

9397-750-04451

Let's make things better.



