CMOS LSI

SANYO No. 4947 LC7943D

Dot Matrix LCD Driver

Overview

The LC7943D is a large-scale dot matrix LCD common driver LSI. The LC7943D contains an 68-bit bidirectional shift register and is equipped with a 4-level LCD driver. The input/output pins for cascade connection can be used to further increase the IC's number of bits. The LC7943D can be used in conjunction with segment driver LC79400D, LC79401D (QIP100D) to drive a wide-screen LCD panel.

Features


- On-chip LCD drive circuit (68 bits)
- Display duty selection ranging from 1/64 to 1/256
- On-chip input/output pins support further increases in bit number
- Supports externally supplied bias voltage
- Operating power supply voltage/operating temperature include

V_{DD} (logic section) : 5 V ±10 % / -20 to +75 °C V_{DD}-V_{EE} (LCD section) : 12 V to 32 V / -20 to +75 °C

CMOS process


Package Dimensions

unit : mm 3177-QIP80D




- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/orime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

Pin Assignment



Equivalent Circuit Block Diagram



A00977

Pin Descriptions

Pin No	Pin name	Input/Output		Functions					
32	V _{DD}		V _{DD} and V _{SS} : I	Power supply fo	r logic section				
34	V _{SS}	Power supply							
27	V _{EE}		V _{DD} and V _{EE} : I	ower supply fo	r LCD drive circu	iit			
30	V1		Power supply	for LCD drive le	vel				
29	V2	Power supply	V1 and VEE :	V1 and V _{EE} : Select level					
28	V3		V2 and V5 :	V2 and V5 : Non-select level					
36	CP	Input	Bidirectional si	Bidirectional shift register shift clock (triggering on the trailing edge)					
37 26	DIO1 DIO68	Input/Output	RS/LS	DIO1	DIO68	Shift Dire	ection		
33	RS/LS	Input	L	IN.	OUT	01 →	O68		
	"		Н	OUT	IN	O68 →	01		
35	M	Input	LCD drive output alternating current (AC) signal						
31	DISP OFF	Input	O1 to O68 output controlling Input pins						
38	O1 			the following to	able, output leve data, Mand DIS		sponse to the		
1	044	Output	М	Data	DISP OFF	Output			
			L	٦	н	V2			
25	O68		L	Н	н	V _{EE}			
25	000		Н	١	н	V5			
			Н	H	Н	V1]		
			•	•	L	V1			
			* Don't care (N	lay be set to eit	her "H" or "L")				

Specifications

Absolute	Maximum	Ratings	at Ta =	25±2°C.	$V_{cc} = 0V$
----------	---------	---------	---------	---------	---------------

_		20	
Maximum supply voltage (LOGIC)	V _{DD} max	-0.3 to +7.0	V
Maximum supply voltage (LCD)	V _{DD} -V _{EE} max *1	0 to 35	v
Maximum input voltage	V ₁ max	-0.3 to V _{DD} +0.3	v
Storage temperature range	Tstg	-40 to +125	°C

^{*1:} The following relations between elements should be maintained: $V_{DD} \ge V1 > V2 > V5 > V_{EE}, V_{DD} - V2 \le 7V, V5 - V_{EE} \le 7V.$

Allowable Operating	Ranges at 1	$Ta = -20 \text{ to } +75^{\circ}\text{C}, V_{SS} = 0\text{V}$	min	typ	max	unit
Supply voltage (LOGIC)	V_{DD}		4,5		5.5	v
Supply voltage (LCD)	VDD-V _{EE}	*2, *3	12		32	· V
Input "H" level voltage	V _{IH}	DIO1, DIO68, CP, M, RS/LS, DISP OFF	$0.8V_{ m DD}$			V
Input "L" level voltage	V_{IL}	DIO1, DIO68, CP, M, RS/LS, DISP OFF			0.2V _{DD}	v
CP (Shift Clock)	f_{CP}	CP			1	MHz
CP (Pulse width)	twc	CP	125			ns
Setup time	t _{SETUP}	DIO1 \rightarrow CP, DIO68 \rightarrow CP	100			ns
Hold time	t _{HOLD}	DIO1 \rightarrow CP, DIO68 \rightarrow CP	100			ns
CP Rise-Fall Time	t_R	CP			50	ns
•	t _F	CP			50	ns

^{*2} The following relations between elements should be maintained: $V_{DD} \ge V1 > V2 > V5 > V_{EE}$, $V_{DD} - V2 \le 7V$, $V5 - V_{EE} \le 7V$.

^{*3} When the power supply is turned on, power to the LCD drive is turned on after or simultaneously with the turning on of the logic section's power supply. When the power supply is turned off, the logic power supply is turned off after or at the same time the LCD driver power supply is turned off.

Electrical Characteris	min	typ	max	unit		
Input "H" level current	I _{IH}	$V_{IN} = V_{DD}$, $V_{DD} = 5.5V$; DIO1, DIO68, CP, M, RS/LS, DISP OFF			1 -	μА
Input "L" level current	I_{1L}	$V_{IN} = V_{SS}$, $V_{DD} = 5.5V$; DIO1, DIO68, CP, M, RS/LS, DISP OFF	-1			μ Α
Output "H" level voltage	V_{OH}	$I_{OH} = -0.4 \text{mA}, V_{DD} = 4.5 \text{V};$ DIO1, DIO68	V _{DD} -0.4			v
Output "L" level voltage	V_{OL}	$I_{OL} = 0.4$ mA, $V_{DD} = 4.5$ V; DIO1, DIO68	•		0.4	v
Driver On Resistor	R _{ON} (1)	V_{DD} - $V_{EE} = 30V$, V_{DE} - $V_{O} = 0.5V$, $V_{DD} = 4.5V$ *4; O1 to O68			1.0	kΩ
	R _{ON} (2)	V_{DD} - $V_{EE} = 20V$, $ V_{DE}$ - $V_{O} = 0.5V$, $ V_{DD} = 4.5V$ *4; O1 to O68			1.0	kΩ
Consumable current (1)	I _{SS}	V_{DD} - $V_{EE} = 30V$, $CP = 14kHz$, no-load, $V_{DD} = 5.5V$; V_{SS}			100	μА
Consumable current (2)	I _{EE}	V_{DD} - V_{EE} = 30V, CP = 14kHz, no-load, V_{DD} = 5.5V; V_{EE}			100	μА
Input Capacity	C_1	f = 1MHz; CP		5		рF
*4 $V_{DE} = V1 \text{ or } V2 \text{ or } V5 or$	or V_{EE} , $V1 = V_{D}$	V_{DD} , V_{DD} V_{EE}), V_{DD} V_{EE})				-
Switching Characteristics at $Ta = 25\pm2^{\circ}C$, $V_{SS} = 0V$, $V_{DD} = 5V\pm10\%$			min	typ	max	unit
Output Delay Time	t _{PLH}	$CL = 15PF; CP \rightarrow DIO1, CP \rightarrow DIO68$			250	ns
	t _{PHL}	$CL = 15PF; CP \rightarrow DIO1, CP \rightarrow DIO68$			250	ns
Switching Characteri	stics					

