SN5445292, \$N5445294, SN74452925SN74LS294 PROGRAMMABLE FREQUENCY DIVIDERS/DIGITAL TIMERS

SDLS153 - D2628, JANUARY 1981 - REVISED MARCH 1988

- Count Divider Chain
- Digitally Programmable from 2² to 2ⁿ (n = 31 for 'LS292, n = 15 for 'LS294)
- Useable Frequency Range from DC to 30 MHz
- Easily Expandable
- Applications
 - Frequency Division
 - Digital Timing

description

These programmable frequency dividers/digital timers contain 31 flip-flops plus 30 gates ('LS292) or 15 flip-flops plus 29 gates ('LS294) on a single chip. The count modulo is under digital control of the inputs provided.

Both types feature an active-low clear input to initialize the state of all flip-flops. To facilitate incoming inspection, test points are provided (TP1, TP2, and TP3 on the 'LS292 and TP on the 'LS294). These test points are not intended to drive system loads. Both types feature two clock inputs; either one may be used for clock gating. (See the function table below.)

A brief look at the digital timing capabilities of the 'LS292 will show that with a 1-MHz input frequency, programming for 2¹⁰ will give a period of 1.024 ms, and 2²⁰ will give a period of 1.05 sec, 2²⁶ will give a period of 1.12 min, and 2³¹ will give a period of 35.79 min.


These devices are easily cascadable giving limitless possibilities to timing delays that can be achieved.

FUNCTION TABLE


CLEAR	CLK 1	CLK 2	Q OUTPUT MODE
L	×	×	Cleared to L
Н	1	L	Count
Н	L	1	Count
Н	н	X	Inhibit
Н	×	н	Inhibit

SN54LS292 . . . J OR W PACKAGE SN74LS292 . . . N PACKAGE (TOP VIEW) B 1 U16 VCC 15 C ЕΓ 14 D TP 1 3 13 TP 3 CLK 1 4 CLK 2 5 12 NC TP 2 [CLR **Q** [10] A 9∏ NC GND □8


SN54LS292 . . . FK PACKAGE (TOP VIEW)



SN54LS294 . . . J OR W PACKAGE SN74LS294 . . . N PACKAGE



SN54LS294 . . . FK PACKAGE
(TOP VIEW)




NC - No internal connection.



SN54LS292, SN54LS294, SN74LS292, SN74LS294 PROGRAMMABLE FREQUENCY DIVIDERS/DIGITAL TIMERS

SDLS153 - D2628, JANUARY 1981 - REVISED MARCH 1988


schematics of inputs and outputs




operation

The functional block diagram shows that the count modulo is controlled by an X/Y decoder connected to the mode control inputs of several flip-flops. These flip flops with mode controls each have a "D" input connected to the parallel clock line and a "T" input driven by the preceding stage. The parallel clock frequency is always the input frequency divided by four.

The X/Y decoder output selected by the programming inputs goes low. While a mode control is low, the "D" input of that flip-flop is enabled, and the signal from the parallel clock line ($f_{in} \div 4$) is passed to the "T" input of the following stage. All the other mode controls are high enabling the "T" inputs and causing each flip-flop in turn to divide by two.




logic symbols†



[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for J, N, and W packages.






Pin numbers shown are for J, N, and W packages.



SN54LS292, SN54LS294, SN74LS292, SN74LS294 PROGRAMMABLE FREQUENCY DIVIDERS/DIGITAL TIMERS

SDLS153 - D2628, JANUARY 1981 - REVISED MARCH 1988

logic diagram (positive logic)



Pin numbers shown are for J, N, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) .		7 V
Input voltage		7 V
Operating free-air temperature range:	SN54LS292, SN54LS294	5°C to 125°C
	SN74LS292, SN74LS294	0°C to 70°C
Storage temperature range	-6	5°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.



SN54LS292, SN54LS294, SN74LS292, SN74LS294 PROGRAMMABLE FREQUENCY DIVIDERS/DIGITAL TIMERS

SDLS153 - D2628, JANUARY 1981 - REVISED MARCH 1988

recommended operating conditions

				SN54LS'			SN74LS'		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
V_{IH}	High-level input voltage	High-level input voltage		·		2			l v
VIL	Low-level input voltage				0.7			0.8	V
ЮН	High-level output current (Q only)				- 1,2			- 1.2	mA
lOL	Low-level output current (Q only)				12		·	24	
fclock	Clock frequency		0		30	0		30	mA MHz
t _w	Duration of clock input pulse		16			16			ns
t _w	Duration of clear pulse	'LS292	55			55			110
•••	The state of the s	'LS294	35			35			ns
t _{su}	Clear inactive-state setup time		15			15			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER	TEST CONDITIONS†			SN54LS	3′	SN74LS'			l
		1231 331110113		MIN	TYP‡	MAX	MIN	TYP‡	MAX	TINU
VIK		$V_{CC} = MIN$, $I_{I} = -18 \text{ mA}$				- 1.5		****	- 1.5	V
V _{OH}	Q	$V_{CC} = MIN$, $V_{IH} = 2 V$, $V_{IL} = MAX$	I _{OH} = - 1.2 mA,	2.4	3.4		2.4	3.4		V
VOL	a	V _{CC} = MIN, V _{IH} = 2 V,	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	. ,,
	TP¶	VIL = MAX	I _{OL} = 0.5 mA					0.35	0.5) V
11		$V_{CC} = MAX$, $V_I = 7 V$				0.1			0.1	mA
ΊΗ		$V_{CC} = MAX$, $V_i = 2.7 V$				20			20	μΑ
I _I L	CLK1, CLK2 All others	$V_{CC} = MAX$, $V_I = 0.4 V$				- 0.8 - 0.4			- 0.8 - 0.4	mA
IOS§	Q	V _{CC} = MAX		- 30		- 130	- 30		- 130	mA
Icc	'LS292 'LS294	V _{CC} = MAX, All inputs grown All outputs open	unded,		40 30	75 50		40 30	75 50	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



[‡] All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[§] The duration of the short-circuit should not exceed one second.

The TP output or outputs are not intended to drive external loads but are solely provided for test points.

SN54LS292, SN54LS294, SN74LS292, SN74LS294 PROGRAMMABLE FREQUENCY DIVIDERS/DIGITAL TIMERS

SDLS153 - D2628, JANUARY 1981 - REVISED MARCH 1988

switching characteristics, VCC = 5 V, TA = 25 °C, RL = 667 Ω , CL = 45 pF (see Figure 1)

PARAMETER†	FROM	TO	TEST CONDITIONS	'LS292			'LS294			UNIT
	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	0.411
f _{max}				30	50		30	50		MHz
^t PLH	CLK1 or 2	Q	Modulo set at 22, A thru E = LLLHL ('LS292)		55	90		55	90	ns
^t PHL		Q	A thru D = LLHL ('LS294)		80	120		80	120	ns
^t PHL	CLR	Q			85	130		35	65	ns

[†]fMAX = maximum clock frequency

NOTE 2: Load circuits and voltage waveforms are shown in Section 1. To be used on TP outputs only.

'LS292 FUNCTION TABLE

PROGRAMMING		FRI	EQUENCY	DIVISION			
INPUTS	Q	TP1			ГР2		TP3
EDCBA	BINARY DECIMAL	BINARY DE	ECIMAL	BINARY	DECIMAL	BINARY	DECIMAL
	Inhibit Inhib	t Inhibit	Inhibit	Inhibit	Inhibit	Inhibit	Inhibit
LLLLH	Inhibit Inhib	1	Inhibit	Inhibit	Inhibit	Inhibit	Inhibit
LLLHL	22	4 29	512	217	131,072	224	16,777,216
LLLHH	23	8 29	512	217	131,072	224	16,777,216
LLHLL	2 ⁴ 1	6 2 ⁹	512	217	131,072	224	16,777,216
LLHLH	25 3	2 29	512	217	131,072	224	16,777,216
LLHHL	26 6	4 29	512	217	131,072	224	16,777,216
	27 12	-	512	217	131,072	224	16,777,216
LHLLL	28 25	6 29	512	217	131,072	22	4
LHLLH	29 51	_	512	217	131,072	22	4
LHLHL	210 1,02		512	217	131,072	24	16
<u></u> L Н L Н Н	211 2,04		512	217	131,072	24	16
LHHLL	212 4,09		512	217	131,072	26	64
LHHLH	2 ¹³ 8,19		512	217	131,072	26	64
LHHHL	2 ¹⁴ 16,38		512	Disable	d Low	28	256
<u> </u>	2 ¹⁵ 32,76		512	Disable	d Low	28	256
HLLLL	2 ¹⁶ 65,53		512	23	8	210	1,024
ньььн	217 131,07		512	23	8	210	1,024
нььнь	218 262,14	4 29	512	25	32	212	4,096
HLLHH	2 ¹⁹ 524,28		512	25	32	212	4,096
HLHLL	2 ²⁰ 1,048,5		512	27	128	214	16,384
ньньн	221 2,097,19	52 29	512	27	128	214	16,384
ньннь	2 ²² 4,194,30	04 Disabled Low		29	512	216	65,536
ньннн	223 8,388,60	08 Disabled Low		29	512	216	65,536
HHLLL	2 ²⁴ 16,777,2		8	211	2,048	218	262,144
ннььн	225 33,554,43	32 23	8	211	2,048	218	262,144
нньнь	2 ²⁶ 67,108,86		32	213	8,192	220	1,048,576
ннснн	2 ²⁷ 134,217,7	28 25	32	213	8,192	220	1,048,576
HHHLL	228 268,435,4	56 27	128	215	32,768	222	4,194,304
нннін	2 ²⁹ 536,870,9	12 27	128	215	32,768	222	4,194,304
ннннь	230 1,073,741,8	24 29	512	217	131,072	224	16,777,216
ннннн	231 2,147,483,6	18 29	512	217	131,072	224	16,777,216

tpLH = Propagation delay time, low-to-high-level output

 $t_{\mbox{\footnotesize{PHL}}}$ = Propagation delay time, high-to-low-level output

SN54LS292, SN54LS294, SN74LS292, SN74LS294 PROGRAMMABLE FREQUENCY DIVIDERS/DIGITAL TIMERS

SDLS153 - D2628, JANUARY 1981 - REVISED MARCH 1988

'LS294 FUNCTION TABLE

					FREQUENCY DIVISION			
PI	PROGRAMMING INPUTS				Q	TP		
D	С	В	Α	BINARY	DECIMAL	BINARY	DECIMAL	
L	L	L	L	Inhibit	Inhibit	Inhibit	Inhibit	
L	L	L	Н	Inhibit	Inhibit	Inhibit	Inhibit	
L	L	н	L	22	4	29	512	
L_	L	Н	Н	23	8	29	512	
L	Н	L	L	24	16	29	512	
L	Н	L	н	25	32	29	512	
L	Н	Н	L	26	64	29	512	
L	Н	Н	Н	27	128	Disable	ed Low	
Н	L	L	L,	28	256	22	4	
Н	L	L	н	29	512	23	8	
Н	L	Н	L	210	1,024	24	16	
Н	L	Н	н	211	2,048	25	32	
Н	Н	L	L	212	4,096	26	64	
Н	Н	Ł	н	213	8,192	2 ⁷	128	
Н	Н	Н	L	214	16,384	28	256	
Н	Н	Н	Н	215	32,768	29	512	

switching loads





FIGURE 1

'LS292 and 'LS294 timing diagram





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated