捷多邦,专业PCB打样工厂,24小时加急出货

June 1989

National Semiconductor

9602/DM9602 Dual Retriggerable, Resettable One Shots

General Description

These dual resettable, retriggerable one shots have two inputs per function; one which is active high, and one which is active low. This allows the designer to employ either leading-edge or trailing-edge triggering, which is independent of input transition times. When input conditions for triggering are met, a new cycle starts and the external capacitor is allowed to rapidly discharge and then charge again. The retriggerable feature permits output pulse widths to be extended. In fact a continuous true output can be maintained by having an input cycle time which is shorter than the output cycle time. The output pulse may then be terminated at any time by applying a low logic level to the RESET pin. Retriggering may be inhibited by either connecting the Q output to an active high input, or the \overline{Q} output to an active low input.

Connection Diagram



- 70 ns to ∞ output width range
- Resettable and retriggerable—0% to 100% duty cycle
- TTL input gating—leading or trailing edge triggering
- Complementary TTL outputs
- Optional retrigger lock-out capability
- \blacksquare Pulse width compensated for V_{CC} and temperature variations
- Alternate Military/Aerospace device (54xxx) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

<u>Q</u>2

Q2

10

9602/DM9602 Dual Retriggerable, Resettable One Shots

L/F/6611-1 Crder Number 9602DMQB, 9602FMQB or DM9602N See NS Package Number J16A, N16E or W16A

Dual-In-Line Package

B2

CLR 2

13

REXT/ CEXT2

14

CEXT2

15

Vcc

16

Function Table

	Pin No's.		
Α	В	CLR	Operation
H→L	L	н	Trigger
н	$L \rightarrow H$	н	Trigger
X	X	L	Reset

© 1995 National Semiconductor Corporation TL/F/6611

RRD-B30M105/Printed in U. S. A.



Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage 7V

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
Military	-55°C to +125°C
Commercial	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter Supply Voltage		Military			Commercial			Units
oynibol			Min	Nom	Мах	Min	Nom	Max	onito
V _{CC}			4.5	5	5.5	4.75	5	5.25	V
	High Level Input	$T_A = -55^{\circ}C$	2						v
	Voltage	$T_A = 0^{\circ}C$				1.9			
		$T_A = 25^{\circ}C$	1.7			1.8			
		T _A = 75°C	e.			1.65			
		T _A = 125°C	1.5						
V _{IL}	Low Level Input	$T_A = -55^{\circ}C$			0.85				
	Voltage	$T_A = 0^{\circ}C$						0.85	
		$T_A = 25^{\circ}C$			0.9			0.85	V
	-	T _A = 75°C						0.85	
		T _A = 125°C			0.85				
I _{OH}	High Level Output Current				-0.8			-0.8	mA
I _{OL}	Low Level Output C	Low Level Output Current			16			16	mA
T _A	Free Air Operating Temperature		-55		125	0		75	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

			0 1		0 (,	
Symbol	Parameter	Conditions (N	Min	Typ (Note 1)	Мах	Units		
VI	Input Clamp Voltage	$V_{CC} = Min$, $I_I = -12 \text{ mA}$			-1.5	V		
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$ (Note 4)		2.4			V	
V _{OL}	OL Low Level Output	$V_{CC} = Min, I_{OL} = Max$	MIL			0.4	v	
	Voltage	V _{IL} = Max, V _{IH} = Min (Note 4)	COM			0.45		
IIH	High Level Input Current	$V_{CC} = Max, V_I = 4.5V$				60	μΑ	
۱ _{IL}	Low Level Input	V _{CC} = Max	$MIL V_I = 0.40V$			-1.6		
Current		$COM V_I = 0.45V$			-1.6]		
		V _{CC} = Min	$MIL V_I = 0.40V$			-1.24	mA	
			$COM V_I = 0.45V$			-1.41		
I _{OS} Short Circuit Output Current	$V_{CC} = Max, V_{OUT} = 1V$ (Notes 2 and 4)	MIL			-25	mA		
		СОМ			-35			
Icc	Supply Current	V _{CC} = Max	MIL		39	45		
			СОМ		39	50	- mA	

Note 1: All typicals are at $V_{CC}\,=\,5V,\,T_{A}\,=\,25^{\circ}C.$


Note 2: Not more than one output should be shorted at a time.

Note 3: Unless otherwise noted, R_X = 10k for all tests.

Note 4: Ground PIN 1(15) for V_{OL} on PIN 7(9) or V_{OH} and I_{OS} on PIN 6(10) and apply momentary ground to PIN 4(12). Open PIN 1(15) for V_{OL} on PIN 6(10) or V_{OH} and I_{OS} on PIN 7(9).

	ching Characteristics $V_{CC} = 5V, T_A = 24$ Parameter		Conditions	Military		Commercial		<u> </u>
Symbol				Min	Max	Min	Max	Units
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	Negative Trigger Input to True Output	$C_L = 15 pF$		35		40	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	Negative Trigger Input To Complement Output			43		48	ns
t _{PW} (MIN)	Minimum True Output Pulse Width		$C_X = 0$ $R_X = 5 k\Omega$		90		100	
	Minimum Complement Pulse Width				100		110	ns
t _{PW}	Pulse Width		$\begin{array}{l} R_{X} = \ 10 \ k\Omega \\ C_{X} = \ 1000 \ pF \end{array}$	3.08	3.76	3.08	3.76	μs
C _{STRAY}	Maximum Allowable Wiring Capacitance		Pins 2, 14 to GND		50		50	pF
R _X	External Timing Resistor			5	25	5	50	kΩ

Logic Diagrams



Operating Rules


- 1. An external resistor (R_X) and external capacitor (C_X) are required as shown in the Logic Diagram.
- 2. The value of C_{X} may vary from 0 to any necessary value available. If, however, the capacitor has leakages approaching 3.0 μ A or if stray capacitance from either terminal to ground is more than 50 pF, the timing equations may not represent the pulse width obtained.
- 3. The output pulse with (t) is defined as follows:

$$\begin{split} t &= \mathsf{K} \; \mathsf{R}_X \mathsf{C}_X \left[1 + \frac{1}{\mathsf{R}_X} \right] \; \begin{array}{l} \text{for } \mathsf{C}_X > 10^3 \, \mathsf{pF} \\ \mathsf{K} &\approx 0.34 \end{split}$$
 where:
$$\mathsf{R}_X \; \text{is in } \mathsf{k}\Omega, \; \mathsf{C}_X \; \text{is in } \mathsf{pF} \end{split}$$

t


 R_{X} is in $\mathsf{k}\Omega,\,\mathsf{C}_{\mathsf{X}}$ is in pF t is in ns

for $C_X < 10^3$ pF, see Figure 1. for K vs C_X see Figure 6.



- 4. If electrolytic type capacitors are to be used, the following three configurations are recommended:
 - A. Use with low leakage capacitors:

The normal RC configuration can be used predictably only if the forward capacitor leakage at 5.0V is less than 3 $\mu\text{A},$ and the inverse capacitor leakage at 1.0V is less than 5 μ A over the operational temperature range.



Operating Rules (Continued)

B. Use with high inverse leakage current electrolytic capacitors:

The diode in this configuration prevents high inverse leakage currents through the capacitor by preventing an inverse voltage across the capacitor. The use of this configuration is not recommended with retriggerable operation.

 $t \approx 0.3 RC_X$



TL/F/6611-5

C. Use to obtain extended pulse widths:


This configuration can be used to obtain extended pulse widths, because of the larger timing resistor allowed by beta multiplication. Electrolytics with high inverse leakage currents can be used.

 ${\sf R} < {\sf R}_X$ (0.7) (hFE Q1) or < 2.5 M $\Omega,$ whichever is the lesser

 R_X (min) $< R_Y < R_X$ (max)

(5 k $\Omega \leq R_Y \leq$ 10 k Ω is recommended)


Q1: NPN silicon transistor with h_{FE} requirements of above equations, such as 2N5961 or 2N5962.




TL/F/6611-6

This configuration is not recommended with retriggerable operation.

5. To obtain variable pulse width by remote trimming, the following circuit is recommended:




6. Under any operating condition, C_X and R_X (min) must be kept as close to the circuit as possible to minimize stray capacitance and reduce noise pickup.




The retrigger pulse width is equal to the pulse width (t) plus a delay time. For pulse widths greater than 500 ns, t_W can be approximated as t. Retriggering will not occur if the retrigger pulse comes within \approx 0.3 C_X (ns) after the initial trigger pulse (i.e., during the discharge cycle).


9. Reset Operation—An overriding clear (active LOW level) is provided on each one shot. By applying a LOW to the reset, any timing cycle can be terminated or any new cycle inhibited until the LOW reset input is removed. Trigger inputs will not produce spikes in the output when the reset is held LOW.





10. V_{CC} and Ground wiring should conform to good high frequency standards so that switching transients on V_{CC} and Ground leads do not cause interaction between one shots. Use of a 0.01 to 0.1 μ F bypass capacitor between V_{CC} and Ground located near the DM9602 is recommended.

*For further detailed device characteristics and output performance, please refer to the NSC one-shot application note, AN-366.









National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.