查询5962-8974001RA供应商



Data sheet acquired from Harris Semiconductor SCHS192B

January 1998 - Revised May 2003

High-Speed CMOS Logic Octal Three-State Bus Transceiver, Inverting

The 'HC640 and 'HCT640 silicon-gate CMOS three-state bidirectional inverting and non-inverting buffers are intended

for two-way asynchronous communication between data buses. They have high drive current outputs which enable

high-speed operation when driving large bus capacitances.

These circuits possess the low power dissipation of CMOS

circuits, and have speeds comparable to low power Schottky

TTL circuits. They can drive 15 LSTTL loads. The 'HC640

The direction of data flow (A to B, B to A) is controlled by the

Outputs are enabled by a low on the Output Enable input


捷多邦,专业PCB打样工厂,24小时加急出货

CD54HC640, CD74HC640,

CD54HCT640, CD74HCT640

Features

- Buffered Inputs
- Three-State Outputs
- Applications in Multiple-Data-Bus Architecture
- Fanout (Over Temperature Range)
- Standard Outputs..... 10 LSTTL Loads
- Bus Driver Outputs 15 LSTTL Loads
- Wide Operating Temperature Range -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at V_{CC} = 5V
- HCT Types
 - 4.5V to 5.5V Operation
 - Direct LSTTL Input Logic Compatibility, V_{IL}= 0.8V (Max), V_{IH} = 2V (Min)
 - CMOS Input Compatibility, $\textbf{I}_{I} \leq 1 \mu \textbf{A}$ at $\textbf{V}_{OL}, \, \textbf{V}_{OH}$



(OE); a high OE puts these devices in the high impedance mode.

and 'HCT640 are inverting buffers.


Description

DIR input.

Ordering Information

PART NUMBER	TEMP. RANGE (^o C)	PACKAGE
CD54HC640F3A	-55 to 125	20 Ld CERDIP
CD54HCT640F3A	-55 to 125	20 Ld CERDIP
CD74HC640E	-55 to 125	20 Ld PDIP
CD74HC640M	-55 to 125	20 Ld SOIC
CD74HCT640E	-55 to 125	20 Ld PDIP
CD74HCT640M	-55 to 125	20 Ld SOIC

CAUTION: These devices are considered as the strength is discharged. Users should fall an array of O Users disc



CONTRO	L INPUTS	DATA PORT STATUS				
OE	DIR	A _n	B _n			
L	L	ō	I			
н	Н	Z	Z			
н	L	Z	Z			
L	Н	I	ō			

To prevent excess currents in the High-Z modes all I/O terminals should be terminated with $1k\Omega$ to $1M\Omega$ resistors.

H = High Level

L = Low Level

I = Input

 \overline{O} = Output (Inversion of Input Level)

Z = High Impedance

Absolute Maximum Ratings

DC Supply Voltage, V _{CC} 0 DC Input Diode Current, I _{IK}	.5V to 7V
For $V_{\rm I} < -0.5V$ or $V_{\rm I} > V_{\rm CC}^{-1} + 0.5V$	±20mA
DC Output Diode Current, I _{OK}	
For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$	±20mA
DC Drain Current, per Output, IO	
For -0.5V < V _O < V _{CC} + 0.5V	±35mA
DC Output Source or Sink Current per Output Pin, IO	
For $V_{O} > -0.5V$ or $V_{O} < V_{CC} + 0.5V$	±25mA
DC V _{CC} or Ground Current, I _{CC}	

Operating Conditions

Temperature Range, T _A 55 ^o C to 125 ^o C
Supply Voltage Range, V _{CC}
HC Types2V to 6V
HCT Types4.5V to 5.5V
DC Input or Output Voltage, V _I , V _O 0V to V _{CC}
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V

Thermal Information

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. The package thermal impedance is calculated in accordance with JESD 51-7.

		TE: CONDI	-	v _{cc}	25 ⁰ C			-40°C TO 85°C		-55 ⁰ C TO 125 ⁰ C		
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES												
High Level Input	VIH	-	-	2	1.5	-	-	1.5	-	1.5	-	V
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
Low Level Input	VIL	-	-	2	-	-	0.5	-	0.5	-	0.5	V
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
High Level Output Voltage CMOS Loads	V _{OH}	V _{IH} or V _{IL}	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
			-0.02	6	5.9	-	-	5.9	-	5.9	-	V
High Level Output	1		-	-	-	-	-	-	-	-	-	V
Voltage TTL Loads			-6	4.5	3.98	-	-	3.84	-	3.7	-	V
			-7.8	6	5.48	-	-	5.34	-	5.2	-	V
Low Level Output	V _{OL}	V _{IH} or V _{IL}	0.02	2	-	-	0.1	-	0.1	-	0.1	V
Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
CINCO LOADS			0.02	6	-	-	0.1	-	0.1	-	0.1	V
Low Level Output	7		-	-	-	-	-	-	-	-	-	V
Voltage TTL Loads			6	4.5	-	-	0.26	-	0.33	-	0.4	V
TTE LOAUS			7.8	6	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	lı	V _{CC} or GND	-	6	-	-	±0.1	-	±1	-	±1	μA

DC Electrical Specifications

		TE: CONDI	-	v _{cc}		25 ⁰ C		-40°C TO 85°C		-55°C TO 125°C		;	
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS	
Quiescent Device Current	Icc	V _{CC} or GND	0	6	-	-	8	-	80	-	160	μA	
Three-State Leakage Current	I _{OZ}	V _{IL} or V _{IH}	V _O = V _{CC} or GND	6	-	-	±0.5	-	±5	-	±10	μA	
HCT TYPES													
High Level Input Voltage	VIH	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V	
Low Level Input Voltage	V _{IL}	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V	
High Level Output Voltage CMOS Loads	V _{OH}	V _{IH} or V _{IL}	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V	
High Level Output Voltage TTL Loads			-6	4.5	3.98	-	-	3.84	-	3.7	-	V	
Low Level Output Voltage CMOS Loads	V _{OL}	V _{IH} or V _{IL}	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V	
Low Level Output Voltage TTL Loads			6	4.5	-	-	0.26	-	0.33	-	0.4	V	
Input Leakage Current	lı	V _{CC} and GND	0	5.5	-	-	±0.1	-	±1	-	±1	μA	
Quiescent Device Current	Icc	V _{CC} or GND	0	5.5	-	-	8	-	80	-	160	μA	
Three-State Leakage Current	I _{OZ}	V _{IL} or V _{IH}	V _O = V _{CC} or GND	5.5	-	-	±0.5	-	±5	-	±10	μA	
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	∆I _{CC} (Note 2)	V _{CC} -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μA	

NOTE:

2. For dual-supply systems theoretical worst case (V_I = 2.4V, V_{CC} = 5.5V) specification is 1.8mA.

HCT Input Loading Table

INPUT	UNIT LOADS
DIR	0.9
OE, A	1.5
В	1.5

NOTE: Unit Load is ΔI_{CC} limit specified in DC Electrical Table, e.g., 360µA max at 25°C.

		TEST			25 ⁰ C			с то ⁰С		С ТО 5°С	
PARAMETER	SYMBOL	CONDITIONS	V _{CC} (V)	MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	
HC TYPES											1
Propagation Delay	t _{PHL} , t _{PLH}	C _L = 50pF									
A to \overline{B} B to \overline{A}			2	-	-	90	-	115	-	135	ns
2.071			4.5	-	-	18	-	23	-	27	ns
		C _L = 15pF	5	-	7	-	-	-	-	-	ns
		C _L = 50pF	6	-	-	15	-	20	-	23	ns
Output High-Z To High Level,	t _{PHL} , t _{PLH}	$C_L = 50 pF$	2	-	-	150	-	190	-	225	ns
To Low Level			4.5	-	-	30	-	38	-	45	ns
		C _L = 15pF	5	-	12	-	-	-	-	-	ns
		$C_L = 50 pF$	6	-	-	26	-	33	-	38	ns
Output High Level	t _{PHZ} , t _{PLZ}	$C_L = 50 pF$	2	-	-	150	-	190	-	225	ns
Output Low Level to High Z			4.5	-	-	30	-	38	-	45	ns
		C _L = 15pF	5	-	12	-	-	-	-	-	ns
		$C_L = 50 pF$	6	-	-	26	-	33	-	38	ns
Output Transition Time	t _{THL} , t _{TLH}	C _L = 50pF	2	-	-	60	-	75	-	90	ns
			4.5	-	-	12	-	15	-	18	ns
			6	-	-	10	-	13	-	15	ns
Input Capacitance	C _{IN}	C _L = 50pF	-	10	-	10	-	10	-	10	pF
Three-State Output Capacitance	C _O	-	-	-	-	20	-	20	-	20	pF
Power Dissipation Capacitance (Notes 3, 4)	C _{PD}	-	5	-	38	-	-	-	-	-	pF
HCT TYPES											
Propagation Delay											
A to \overline{B} B to \overline{A}	^t PHL, ^t PLH		4.5	-	-	22	-	28	-	33	ns
		C _L = 15pF	5	-	9	-	-	-	-	-	ns
Output High-Z To High Level,	^t PHL, ^t PLH	C _L = 50pF	4.5	-	-	30	-	38	-	45	ns
To Low Level		C _L = 15pF	5	-	12	-	-	-	-	-	ns
Output High Level	t _{PHZ} , t _{PLZ}	C _L = 50pF	4.5	-	-	30	-	38	-	45	ns
Output Low Level to High Z		C _L = 15pF	5	-	12	-	-	-	-	-	ns
Output Transition Time	t _{THL} , t _{TLH}	C _L = 50pF	4.5	-	-	12	-	15	-	18	ns
Input Capacitance	C _{IN}	C _L = 50pF	-	10	-	10	-	10	-	10	pF
Three-State Output Capacitance	С _О	-	-	-	-	20	-	20	-	20	pF
Power Dissipation Capacitance (Notes 3, 4)	C _{PD}	-	5	-	41	-	-	-	-	-	pF

NOTES:

3. C_{PD} is used to determine the dynamic power consumption, per channel. 4. $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where f_i = Input Frequency, C_L = Output Load Capacitance, V_{CC} = Supply Voltage.




FIGURE 11. HC AND HCT THREE-STATE PROPAGATION DELAY TEST CIRCUIT

30-Mar-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
5962-8974001RA	ACTIVE	CDIP	J	20	1	TBD	Call TI	Level-NC-NC-NC
CD54HC640F3A	ACTIVE	CDIP	J	20	1	TBD	Call TI	Level-NC-NC-NC
CD54HCT640F3A	ACTIVE	CDIP	J	20	1	TBD	Call TI	Level-NC-NC-NC
CD74HC640E	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD74HC640M	ACTIVE	SOIC	DW	20	25	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
CD74HCT640E	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD74HCT640M	ACTIVE	SOIC	DW	20	25	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T**) 14 LEADS SHOWN

PINS ** 14 16 20 18 DIM 0.300 0.300 0.300 0.300 В Α (7,62) (7,62) (7,62) (7,62) BSC BSC BSC BSC 14 8 0.785 .840 0.960 1.060 B MAX (19, 94)(21, 34)(24, 38)(26, 92)B MIN С 0.300 0.300 0.310 0.300 C MAX (7, 62)(7, 62)(7, 87)(7, 62)7 0.245 0.245 0.220 0.245 0.065 (1,65) C MIN (6, 22)(6,22) (5, 59)(6,22) 0.045 (1,14) 0.060 (1,52) ← 0.005 (0,13) MIN Α 0.015 (0,38) 0.200 (5,08) MAX Seating Plane 0.130 (3,30) MIN 0.026 (0,66) 0.014 (0,36) 0'-15' 0.100 (2,54) 0.014 (0,36) 0.008 (0,20) 4040083/F 03/03

CERAMIC DUAL IN-LINE PACKAGE

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.

E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


🖄 Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AC.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated