


| REVISIONS                                                                                                                                           |                                                                                 |                                        |                 |   |   |                                                                                   |                    |    |    |            |   |    |    |    |    |
|-----------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------|----------------------------------------|-----------------|---|---|-----------------------------------------------------------------------------------|--------------------|----|----|------------|---|----|----|----|----|
| LTR                                                                                                                                                 | DESCRIPTION                                                                     | DATE (YR-MO-DA)                        | APPROVED        |   |   |                                                                                   |                    |    |    |            |   |    |    |    |    |
| A                                                                                                                                                   | Add device type 04. Add 3.10, 3.10.1, and 3.10.2. Editorial changes throughout. | 92-03-04                               | <i>M.P. Lye</i> |   |   |                                                                                   |                    |    |    |            |   |    |    |    |    |
| REV                                                                                                                                                 |                                                                                 |                                        |                 |   |   |                                                                                   |                    |    |    |            |   |    |    |    |    |
| SHEET                                                                                                                                               |                                                                                 |                                        |                 |   |   |                                                                                   |                    |    |    |            |   |    |    |    |    |
| REV                                                                                                                                                 |                                                                                 |                                        |                 |   |   |                                                                                   |                    |    |    |            |   |    |    |    |    |
| SHEET                                                                                                                                               |                                                                                 |                                        |                 |   |   |                                                                                   |                    |    |    |            |   |    |    |    |    |
| REV STATUS OF SHEETS                                                                                                                                |                                                                                 | REV                                    | A               | A | A | A                                                                                 | A                  | A  | A  | A          | A | A  | A  | A  | A  |
|                                                                                                                                                     |                                                                                 | SHEET                                  | 1               | 2 | 3 | 4                                                                                 | 5                  | 6  | 7  | 8          | 9 | 10 | 11 | 12 | 13 |
| PMIC N/A                                                                                                                                            |                                                                                 | PREPARED BY<br><i>James E. Jamison</i> |                 |   |   | DEFENSE ELECTRONICS SUPPLY CENTER<br>DAYTON, OHIO 45444                           |                    |    |    |            |   |    |    |    |    |
| STANDARDIZED MILITARY DRAWING<br><br>THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE<br><br>AMSC N/A |                                                                                 | CHECKED BY<br><i>Wm J Johnson</i>      |                 |   |   | MICROCIRCUIT, MEMORY, DIGITAL, CMOS, PROGRAMMABLE LOGIC ARRAY, MONOLITHIC SILICON |                    |    |    |            |   |    |    |    |    |
|                                                                                                                                                     |                                                                                 | APPROVED BY<br><i>M.P. Lye</i>         |                 |   |   |                                                                                   |                    |    |    |            |   |    |    |    |    |
|                                                                                                                                                     |                                                                                 | DRAWING APPROVAL DATE<br>89-08-23      |                 |   |   | SIZE<br>A                                                                         | CAGE CODE<br>67268 |    |    | 5962-89755 |   |    |    |    |    |
|                                                                                                                                                     |                                                                                 | REVISION LEVEL<br>A                    |                 |   |   | SHEET                                                                             | 1                  | OF | 13 | ↑          |   |    |    |    |    |



1. SCOPE

1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".

1.2 Part or Identifying Number (PIN). The complete PIN shall be as shown in the following example:



1.2.1 Device type(s). The device type(s) shall identify the circuit function as follows:

| <u>Device type</u> | <u>Generic number</u> | <u>Circuit function</u>                  | $t_{PD}$ |
|--------------------|-----------------------|------------------------------------------|----------|
| 01                 | C22V10L               | 22-input 10-output<br>AND-OR-logic array | 25 ns    |
| 02                 | C22V10L               | 22-input 10-output<br>AND-OR-logic array | 30 ns    |
| 03                 | C22V10L               | 22-input 10-output<br>AND-OR-logic array | 40 ns    |
| 04                 | C22V10L               | 22-input 10-output<br>AND-OR-logic array | 20 ns    |

1.2.2 Case outline(s). The case outline(s) shall be as designated in appendix C of MIL-M-38510, and as follows:

| <u>Outline letter</u> | <u>Case outline</u>                                                  |
|-----------------------|----------------------------------------------------------------------|
| K                     | 5-6 (24-lead, .640" x .420" x .090"), flat package                   |
| L                     | D-9 (24-lead, 1.280" x .310" x .200"), dual-in-line package          |
| 3                     | C-4 (28-terminal .460" x .460" x .100"), square chip carrier package |

1.3 Absolute maximum ratings. 1/

|                                                                  |                             |
|------------------------------------------------------------------|-----------------------------|
| Supply voltage range - - - - -                                   | -0.5 V dc to +7.0 V dc      |
| Input voltage range - - - - -                                    | -2.0 V dc to +7.0 V dc 2/   |
| Output voltage applied - - - - -                                 | -0.5 V dc to +7.0 V dc 2/   |
| Output sink current - - - - -                                    | 16 mA                       |
| Thermal resistance, junction-to-case ( $\theta_{JC}$ ) - - - - - | See MIL-M-38510, appendix C |
| Maximum power dissipation ( $P_D$ ) 3/ - - - - -                 | 1.2 W                       |
| Maximum junction temperature - - - - -                           | +175°C                      |
| Lead temperature (soldering, 10 seconds maximum) - - - - -       | +300°C                      |

1.4 Recommended operating conditions.

|                                                      |                      |
|------------------------------------------------------|----------------------|
| Supply voltage range ( $V_{CC}$ ) - - - - -          | 4.5 V dc to 5.5 V dc |
| High level input voltage ( $V_{IH}$ ) - - - - -      | 2.0 V dc minimum     |
| Low level input voltage ( $V_{IL}$ ) - - - - -       | 0.8 V dc maximum     |
| Case operating temperature range ( $T_C$ ) - - - - - | -55°C to +125°C      |

1/ All voltages referenced to  $V_{SS}$ .

2/ Minimum voltage is -0.6 V dc which may undershoot to -2.0 V dc for pulses of less than 20 ns.  
Maximum output pin voltage is  $V_{CC} + 0.75$  V dc which may overshoot to +7.0 V dc for pulses of less than 20 ns.

3/ Must withstand the added  $P_D$  due to short circuit test; e.g.,  $I_{OS}$ .

|                                                                                                       |                  |                            |                   |
|-------------------------------------------------------------------------------------------------------|------------------|----------------------------|-------------------|
| <b>STANDARDIZED<br/>MILITARY DRAWING<br/>DEFENSE ELECTRONICS SUPPLY CENTER<br/>DAYTON, OHIO 45444</b> | <b>SIZE</b><br>A |                            | <b>5962-89755</b> |
|                                                                                                       |                  | <b>REVISION LEVEL</b><br>A | <b>SHEET</b><br>2 |

2. APPLICABLE DOCUMENTS

2.1 Government specification, standard, and bulletin. Unless otherwise specified, the following specification, standard, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

(Copies of the specification, standard, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.

3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.2 Truth table. The truth table shall be as specified on figure 2.

3.2.2.1 Unprogrammed devices. The truth table for unprogrammed devices for contracts involving no altered item drawing shall be as specified on figure 2. When required in group A, C, or D inspections (see 4.3), the devices shall be programmed by the manufacturer prior to test with a minimum of 50 percent of the total number of gates programmed or to any altered item drawing pattern which includes at least 25 percent of the total number of gates programmed.

3.2.2.2 Programmed devices. The requirements for supplying programmed devices are not part of this drawing.

3.2.3 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.

3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103 (see 6.6 herein).

|                                                                                                       |                   |                             |                    |
|-------------------------------------------------------------------------------------------------------|-------------------|-----------------------------|--------------------|
| <b>STANDARDIZED<br/>MILITARY DRAWING<br/>DEFENSE ELECTRONICS SUPPLY CENTER<br/>DAYTON, OHIO 45444</b> | <b>SIZE<br/>A</b> |                             | <b>5962-89755</b>  |
|                                                                                                       |                   | <b>REVISION LEVEL<br/>A</b> | <b>SHEET<br/>3</b> |

TABLE I. Electrical performance characteristics.

| Test                                      | Symbol            | Conditions 1/<br>$V_{SS} = 0 \text{ V}$<br>$4.5 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$<br>$-55^\circ\text{C} \leq T_C \leq +125^\circ\text{C}$<br>unless otherwise specified | Group A<br>subgroups | Device<br>types | Limits |     | Unit          |
|-------------------------------------------|-------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------|-----------------|--------|-----|---------------|
|                                           |                   |                                                                                                                                                                                 |                      |                 | Min    | Max |               |
| High level output voltage                 | $V_{OH}$          | $I_O = -2.0 \text{ mA}$<br>$V_{IL} = 0.8 \text{ V}$<br>$V_{IH} = 2.0 \text{ V}$                                                                                                 | 1, 2, 3              | ALL             | 2.4    |     | V             |
| Low level output voltage                  | $V_{OL}$          | $I_O = 12.0 \text{ mA}$<br>$V_{IL} = 0.8 \text{ V}$<br>$V_{IH} = 2.0 \text{ V}$                                                                                                 | 1, 2, 3              | ALL             |        | 0.5 | V             |
| High impedance output leakage current 2/  | $I_{OZ}$          | $V_{CC} = 5.5 \text{ V}$ and<br>$V_O = 5.5 \text{ V}, V_O = \text{GND}$                                                                                                         | 1, 2, 3              | ALL             | -10    | 10  | $\mu\text{A}$ |
| High level input current                  | $I_{IH}$          | $V_{IH} = 5.5 \text{ V}$                                                                                                                                                        | 1, 2, 3              | ALL             |        | 10  | $\mu\text{A}$ |
|                                           |                   | $V_{IH} = 2.4 \text{ V}$                                                                                                                                                        | 1, 2, 3              | ALL             |        | 10  | $\mu\text{A}$ |
| Low Level input current                   | $I_{IL}$          | $V_{IL} = 0.4 \text{ V}$                                                                                                                                                        | 1, 2, 3              | ALL             |        | -10 | $\mu\text{A}$ |
|                                           |                   | $V_{IL} = \text{GND}$                                                                                                                                                           | 1, 2, 3              | ALL             |        | -10 | $\mu\text{A}$ |
| Supply current                            | $I_{CC}$          | $V_{CC} = 5.5 \text{ V}, V_{IN} = \text{GND}$<br>Outputs open                                                                                                                   | 1, 2, 3              | ALL             |        | 15  | mA            |
| Clocked power supply current 3/           | $I_{CC2}$         | $f = 1 \text{ MHz}, V_{CC} = 5.5 \text{ V},$<br>Outputs open                                                                                                                    | 1, 2, 3              | ALL             |        | 20  | mA            |
| Output short circuit current 3/           | $I_{OS}$          | $V_{CC} = 5.5 \text{ V}$ and $4.5 \text{ V}$<br>$V_O = 0.5 \text{ V}$                                                                                                           | 1, 2, 3              | ALL             | -30    | -90 | mA            |
| Input capacitance                         | $C_{IN}$<br>4/5/  | $V_I = 0 \text{ V}, V_{CC} = 5.0 \text{ V}$<br>$T_A = +25^\circ\text{C}, f = 1 \text{ MHz}$<br>(see 4.3.1c)                                                                     | 4                    | ALL             |        | 8   | pF            |
| Output capacitance                        | $C_{OUT}$<br>4/5/ | $V_O = 0 \text{ V}, V_{CC} = 5.0 \text{ V}$<br>$T_A = +25^\circ\text{C}, f = 1 \text{ MHz}$<br>(see 4.3.1c)                                                                     | 4                    | ALL             |        | 12  | pF            |
| Input or feedback to nonregistered output | $t_{PD}$          | $V_{CC} = 4.5 \text{ V}, C_L = 50 \text{ pF}$<br>See figure 3, Circuit B and figure 4                                                                                           | 9, 10, 11            | 01              |        | 25  | ns            |
|                                           |                   |                                                                                                                                                                                 |                      | 02              |        | 30  |               |
|                                           |                   |                                                                                                                                                                                 |                      | 03              |        | 40  |               |
|                                           |                   |                                                                                                                                                                                 |                      | 04              |        | 20  |               |

See footnotes at end of table.

STANDARDIZED  
MILITARY DRAWING  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444

SIZE  
A

5962-89755

REVISION LEVEL  
A

SHEET  
4

TABLE I. Electrical performance characteristics - Continued.

| Test                          | Symbol   | Conditions 1/<br>$V_{SS} = 0 V$<br>$4.5 V \leq V_{CC} \leq 5.5 V$<br>$-55^{\circ}C \leq T_C \leq +125^{\circ}C$<br>unless otherwise specified | Group A<br>subgroups | Device<br>types | Limits |     | Unit |
|-------------------------------|----------|-----------------------------------------------------------------------------------------------------------------------------------------------|----------------------|-----------------|--------|-----|------|
|                               |          |                                                                                                                                               |                      |                 | Min    | Max |      |
| Clock to output               | $t_{CO}$ | $V_{CC} = 4.5 V, C_L = 50 pF$<br>See figure 3, circuit B and<br>figure 4                                                                      | 9, 10, 11            | 01,04           |        | 15  | ns   |
|                               |          |                                                                                                                                               |                      | 02              |        | 20  |      |
|                               |          |                                                                                                                                               |                      | 03              |        | 25  |      |
| Clock period                  | $t_P$    |                                                                                                                                               | 9, 10, 11            | 01              | 33     |     | ns   |
|                               |          |                                                                                                                                               |                      | 02              | 40     |     |      |
|                               |          |                                                                                                                                               |                      | 03              | 55     |     |      |
|                               |          |                                                                                                                                               |                      | 04              | 20     |     |      |
| Input to output enable        | $t_{EA}$ | $V_{CC} = 4.5 V, C_L = 5 pF$<br>See figure 3, circuit A and<br>figure 4                                                                       | 9, 10, 11            | 01              |        | 25  | ns   |
|                               |          |                                                                                                                                               |                      | 02              |        | 30  |      |
|                               |          |                                                                                                                                               |                      | 03              |        | 40  |      |
|                               |          |                                                                                                                                               |                      | 04              |        | 20  |      |
| Input to output disable       | $t_{ER}$ |                                                                                                                                               | 9, 10, 11            | 01              |        | 25  | ns   |
|                               |          |                                                                                                                                               |                      | 02              |        | 30  |      |
|                               |          |                                                                                                                                               |                      | 03              |        | 40  |      |
|                               |          |                                                                                                                                               |                      | 04              |        | 20  |      |
| Clock pulse width <u>4/6/</u> | $t_W$    | $V_{CC} = 4.5 V, C_L = 50 pF$<br>See figure 3, circuit B and<br>figure 4                                                                      | 9, 10, 11            | 01              | 15     |     | ns   |
|                               |          |                                                                                                                                               |                      | 02              | 20     |     |      |
|                               |          |                                                                                                                                               |                      | 03              | 27     |     |      |
|                               |          |                                                                                                                                               |                      | 04              | 10     |     |      |
| Setup time <u>4/6/</u>        | $t_{SU}$ |                                                                                                                                               | 9, 10, 11            | 01              | 18     |     | ns   |
|                               |          |                                                                                                                                               |                      | 02              | 20     |     |      |
|                               |          |                                                                                                                                               |                      | 03              | 30     |     |      |
|                               |          |                                                                                                                                               |                      | 04              | 17     |     |      |

See footnotes at end of table.

|                                                                                             |           |                     |            |
|---------------------------------------------------------------------------------------------|-----------|---------------------|------------|
| STANDARDIZED<br>MILITARY DRAWING<br>DEFENSE ELECTRONICS SUPPLY CENTER<br>DAYTON, OHIO 45444 | SIZE<br>A |                     | 5962-89755 |
|                                                                                             |           | REVISION LEVEL<br>A | SHEET<br>5 |

TABLE I. Electrical performance characteristics - Continued.

| Test                                          | Symbol    | Conditions <sup>1/</sup><br>$V_{SS} = 0 \text{ V}$<br>$4.5 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$<br>$-55^\circ\text{C} \leq T_C \leq +125^\circ\text{C}$<br>unless otherwise specified | Group A subgroups | Device types | Limits |     | Unit |
|-----------------------------------------------|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------|--------------|--------|-----|------|
|                                               |           |                                                                                                                                                                                            |                   |              | Min    | Max |      |
| Hold time <sup>4/6/</sup>                     | $t_H$     | $V_{CC} = 4.5 \text{ V}$ , $C_L = 50 \text{ pF}$<br>See figure 3, circuit B and figure 4                                                                                                   | 9, 10, 11         | ALL          | 0      |     | ns   |
| Maximum clock frequency <sup>4/6/</sup>       | $f_{MAX}$ |                                                                                                                                                                                            |                   | 01           | 30     |     | MHz  |
|                                               |           | 02                                                                                                                                                                                         | 25                |              |        |     |      |
|                                               |           | 03                                                                                                                                                                                         | 18                |              |        |     |      |
|                                               |           | 04                                                                                                                                                                                         | 31                |              |        |     |      |
| Asynchronous reset pulse width                | $t_{AW}$  | 9, 10, 11                                                                                                                                                                                  | 01                | 25           |        | ns  |      |
|                                               |           |                                                                                                                                                                                            | 02                | 30           |        |     |      |
|                                               |           |                                                                                                                                                                                            | 03                | 40           |        |     |      |
|                                               |           |                                                                                                                                                                                            | 04                | 20           |        |     |      |
| Asynchronous reset recovery time              | $t_{AR}$  | 9, 10, 11                                                                                                                                                                                  | 01                | 25           |        | ns  |      |
|                                               |           |                                                                                                                                                                                            | 02                | 30           |        |     |      |
|                                               |           |                                                                                                                                                                                            | 03                | 40           |        |     |      |
|                                               |           |                                                                                                                                                                                            | 04                | 20           |        |     |      |
| Asynchronous reset to registered output reset | $t_{AP}$  | 9, 10, 11                                                                                                                                                                                  | 01                |              | 25     | ns  |      |
|                                               |           |                                                                                                                                                                                            | 02                |              | 30     |     |      |
|                                               |           |                                                                                                                                                                                            | 03                |              | 40     |     |      |
|                                               |           |                                                                                                                                                                                            | 04                |              | 22     |     |      |

- <sup>1/</sup> All voltages are referenced to ground.
- <sup>2/</sup> I/O terminal leakage is the worst case of  $I_{IX}$  or  $I_{OZ}$ .
- <sup>3/</sup> Only one output shorted at a time.
- <sup>4/</sup> Tested initially and after any design or process changes that affect that parameter, and therefore shall be guaranteed to the limits specified in table I.
- <sup>5/</sup> All pins not being tested are to be open.
- <sup>6/</sup> Test applies only to registered outputs.

STANDARDIZED  
 MILITARY DRAWING  
 DEFENSE ELECTRONICS SUPPLY CENTER  
 DAYTON, OHIO 45444

SIZE  
 A

5962-89755

REVISION LEVEL  
 A

SHEET

6

3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.6 herein). The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.

3.7 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).

3.9 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 Processing options. Since the device is capable of being programmed by either the manufacturer or the user to result in a wide variety of configurations; two processing options are provided for selection in the contract, using an altered item drawing.

3.10.1 Unprogrammed device delivered to the user. All testing shall be verified through group A testing as defined in 3.2.2.1 and table II. It is recommended that users perform subgroups 7 and 9 after programming to verify the specific program configuration.

3.10.2 Manufacturer-programmed device delivered to the user. All testing requirements and quality assurance provisions herein, including the requirements of the altered item drawing, shall be satisfied by the manufacturer prior to delivery.

#### 4. QUALITY ASSURANCE PROVISIONS

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

a. Burn-in test, method 1015 of MIL-STD-883.

(1) Test condition D using the circuit submitted with the certificate of compliance (see 3.6 herein).

(2)  $T_A = +125^\circ\text{C}$ , minimum.

b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

|                                                                                             |           |                     |            |
|---------------------------------------------------------------------------------------------|-----------|---------------------|------------|
| STANDARDIZED<br>MILITARY DRAWING<br>DEFENSE ELECTRONICS SUPPLY CENTER<br>DAYTON, OHIO 45444 | SIZE<br>A |                     | 5962-89755 |
|                                                                                             |           | REVISION LEVEL<br>A | SHEET<br>7 |

|                 |                 |                 |
|-----------------|-----------------|-----------------|
| Device types    | 01 - 04         |                 |
| Case outlines   | L and K         | 3               |
| Terminal number | Terminal symbol |                 |
| 1               | CK/I            | NC              |
| 2               | I               | CK/I            |
| 3               | I               | I               |
| 4               | I               | I               |
| 5               | I               | I               |
| 6               | I               | I               |
| 7               | I               | I               |
| 8               | I               | NC              |
| 9               | I               | I               |
| 10              | I               | I               |
| 11              | I               | I               |
| 12              | GND             | I               |
| 13              | I               | I               |
| 14              | I/O             | GND             |
| 15              | I/O             | NC              |
| 16              | I/O             | I               |
| 17              | I/O             | I/O             |
| 18              | I/O             | I/O             |
| 19              | I/O             | I/O             |
| 20              | I/O             | I/O             |
| 21              | I/O             | I/O             |
| 22              | I/O             | NC              |
| 23              | I/O             | I/O             |
| 24              | V <sub>CC</sub> | I/O             |
| 25              | ---             | I/O             |
| 26              | ---             | I/O             |
| 27              | ---             | I/O             |
| 28              | ---             | V <sub>CC</sub> |

NC = No connection.

FIGURE 1. Terminal connections.

|                                                                                                       |                   |                             |                    |
|-------------------------------------------------------------------------------------------------------|-------------------|-----------------------------|--------------------|
| <b>STANDARDIZED<br/>MILITARY DRAWING<br/>DEFENSE ELECTRONICS SUPPLY CENTER<br/>DAYTON, OHIO 45444</b> | <b>SIZE<br/>A</b> |                             | <b>5962-89755</b>  |
|                                                                                                       |                   | <b>REVISION LEVEL<br/>A</b> | <b>SHEET<br/>8</b> |



| Truth table |   |   |   |   |   |   |   |   |   |   |   |             |     |     |     |     |     |     |     |     |
|-------------|---|---|---|---|---|---|---|---|---|---|---|-------------|-----|-----|-----|-----|-----|-----|-----|-----|
| Input pins  |   |   |   |   |   |   |   |   |   |   |   | Output pins |     |     |     |     |     |     |     |     |
| CK/I        | I | I | I | I | I | I | I | I | I | I | I | I/O         | I/O | I/O | I/O | I/O | I/O | I/O | I/O | I/O |
| X           | X | X | X | X | X | X | X | X | X | X | X | Z           | Z   | Z   | Z   | Z   | Z   | Z   | Z   | Z   |


NOTES:

1. Z = Three-state
2. X = Don't care

FIGURE 2. Truth table (unprogrammed).

|                                                                                                       |                   |                             |                    |
|-------------------------------------------------------------------------------------------------------|-------------------|-----------------------------|--------------------|
| <b>STANDARDIZED<br/>MILITARY DRAWING<br/>DEFENSE ELECTRONICS SUPPLY CENTER<br/>DAYTON, OHIO 45444</b> | <b>SIZE<br/>A</b> |                             | <b>5962-89755</b>  |
|                                                                                                       |                   | <b>REVISION LEVEL<br/>A</b> | <b>SHEET<br/>9</b> |


OUTPUT TEST LOAD



CIRCUIT A OR EQUIVALENT

NOTE: Includes jig and scope capacitance (minimum value)

OUTPUT TEST LOAD




CIRCUIT B OR EQUIVALENT

NOTE: Includes jig and scope capacitance (minimum value)

FIGURE 3. Output test circuit.

|                                                                                             |           |                     |             |
|---------------------------------------------------------------------------------------------|-----------|---------------------|-------------|
| STANDARDIZED<br>MILITARY DRAWING<br>DEFENSE ELECTRONICS SUPPLY CENTER<br>DAYTON, OHIO 45444 | SIZE<br>A |                     | 5962-89755  |
|                                                                                             |           | REVISION LEVEL<br>A | SHEET<br>10 |



NOTE: Timing measurement reference is 1.5 V. Input ac driving levels are 0.0 V and 3.0 V, unless otherwise specified.

FIGURE 4. Switching waveforms.

|                                                                                             |           |                     |             |
|---------------------------------------------------------------------------------------------|-----------|---------------------|-------------|
| STANDARDIZED<br>MILITARY DRAWING<br>DEFENSE ELECTRONICS SUPPLY CENTER<br>DAYTON, OHIO 45444 | SIZE<br>A |                     | 5962-89755  |
|                                                                                             |           | REVISION LEVEL<br>A | SHEET<br>11 |

TABLE II. Electrical test requirements. 1/ 2/ 3/ 4/

| MIL-STD-883 test requirements                                           | Subgroups (per method 5005, table I) |
|-------------------------------------------------------------------------|--------------------------------------|
| Interim electrical parameters (method 5004)                             | 1                                    |
| Final electrical test parameters (method 5004) for programmed devices   | 1*,2,3,7*, 8A,8B,9                   |
| Final electrical test parameters (method 5004) for unprogrammed devices | 1*,2,3,7*, 8A,8B                     |
| Group A test requirements (method 5005)                                 | 1,2,3,4**, 7,8A,8B, 9,10,11          |
| Groups C and D end-point electrical parameters (method 5005)            | 2,3,7,8A,8B                          |

- 1/ (\*) indicates PDA applies to subgroups 1 and 7.  
 2/ Any or all subgroups may be combined when using high speed testers.  
 3/ Subgroups 7 and 8 functional tests shall also verify that no cells are programmed for unprogrammed devices or that the altered item drawing pattern exists for programmed devices.  
 4/ (\*\*) see 4.3.1c.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 ( $C_{IN}$  and  $C_{OUT}$  measurements) shall be measured for the initial characterization and after any process or design changes which may affect capacitance. Sample size is fifteen devices with no failures, and all input and output terminals tested.
- d. Unprogrammed devices shall be tested for programmability and ac performance compliance to the requirements of group A, subgroups 9, 10, and 11.
  - (1) A sample shall be selected to satisfy programmability requirements prior to performing subgroups 9, 10, and 11. Twelve devices shall be submitted to programming (see 3.2.2.1). If more than two devices fail to program, the lot shall be rejected. At the manufacturers' option, the sample may be increased to 24 total devices with no more than four total device failures allowable.
  - (2) Ten devices from the programmability sample shall be submitted to the requirements of group A, subgroups 9, 10, and 11. If more than two devices fail, the lot shall be rejected. At the manufacturer's option, the sample may be increased to 20 total devices with no more than four total device failures allowable.

|                                                                                             |           |                     |
|---------------------------------------------------------------------------------------------|-----------|---------------------|
| STANDARDIZED<br>MILITARY DRAWING<br>DEFENSE ELECTRONICS SUPPLY CENTER<br>DAYTON, OHIO 45444 | SIZE<br>A | 5962-89755          |
|                                                                                             |           | REVISION LEVEL<br>A |

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
  - (1) Test condition D using the circuit submitted with the certificate of compliance (see 3.6 herein).
  - (2)  $T_A = +125^{\circ}\text{C}$ , minimum.
  - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- c. For quality conformance inspection, the programmability sample (see 4.3.1d) shall be included in subgroup 1 test.

4.4 Programming procedures. The programming procedures shall be as specified by the device manufacturer.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.

6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).

6.4 Record of users. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-ECS, telephone (513) 296-6022.

6.5 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.

6.6 Approved sources of supply. Approved sources of supply are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-ECS.

|                                                                                                       |                   |                             |                     |
|-------------------------------------------------------------------------------------------------------|-------------------|-----------------------------|---------------------|
| <b>STANDARDIZED<br/>MILITARY DRAWING<br/>DEFENSE ELECTRONICS SUPPLY CENTER<br/>DAYTON, OHIO 45444</b> | <b>SIZE<br/>A</b> |                             | <b>5962-89755</b>   |
|                                                                                                       |                   | <b>REVISION LEVEL<br/>A</b> | <b>SHEET<br/>13</b> |