Monostable Multivibrator

The MC10198 is a retriggerable monostable multivibrator. Two enable inputs permit triggering on any combination of positive or negative edges as shown in the accompanying table. The trigger input is buffered by Schmitt triggers making it insensitive to input rise and fall times.

The pulse width is controlled by an external capacitor and resistor. The resistor sets a current which is the linear discharge rate of the capacitor. Also, the pulse width can be controlled by an external current source or voltage (see applications information).

For high-speed response with minimum delay, a hi-speed input is also provided. This input bypasses the internal Schmitt triggers and the output responds within 2 nanoseconds typically.

Output logic and threshold levels are standard MECL 10,000. Test conditions are per Table 2. Each "Precondition" referred to in Table 2 is per the sequence of Table 1.

PD	=	415 mW typ/pkg (No Load)
tpd	=	4.0 ns typ Trigger Inpt to Q
		2.0 ns typ Hi-Speed Input to G

WWW.DZSC.COM

Min Timing Pulse Width Max Timing Pulse Width Min Trigger Pulse Width Min Hi-Speed Trigger Pulse Width	PWQmin PWQmax PWT PWHS	10 ns typ1 >10 ms typ2 2.0 ns typ 3.0 ns typ
Enable Setup Time	^t set	1.0 ns typ
Enable Hold Time	^t hold	1.0 ns typ

¹ C_{Ext} = 0 (Pin 4 open), R_{Ext} = 0 (Pin 6 to V_{EE}) ² C_{Ext} = 10 μ F, R_{Ext} = 2.7 k Ω

VFF


6

LOGIC DIAGRAM

VCC



捷多邦,专业PCB打样工厂,24小时加急出货




Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11 of the Motorola MECL Data Book (DL122/D).

5 ——	_ REXT CEXT E pos Q	3						
7 ——	EXTERNAL PULSE WIDTH CONTROL	V _{CC1} = PIN 1	TRUTH TABLE					
10 ———	ENEG	V _{CC2} = PIN 16	INF	TUT	OUTPUT			
		V _{EE} = PIN 8	E _{Pos}	E _{Neg}				
13 ——	INPUT	2 nzsc.	L	L	Triggers on both positive & negative input slopes			
15 ——	HI-SPEED Q	2	L H H	H L H	Triggers on positive input slope Triggers on negative input slope Trigger is disabled			






TABLE 1 — PRECONDITION SEQUENCE



- 1. At t = 0 a.) Apply V_{IHmax} to Pin 5 and 10. b.) Apply V_{ILmin} to Pin 15. c.) Ground Pin 4.
- 2. At $t \ge 10$ ns a.) Open Pin 1. b.) Apply -3.0 Vdc to Pin 4. Hold these conditions for ≥ 10 ns.
- 3. Return Pin 4 to Ground and perform test as indicated in Table 2.

TABLE 2 — CONDITIONS FOR TESTING OUTPUT LEVELS (See Table 1 for Precondition Sequence)



Pins 1, 16 = V_{CC} = Ground Pins 6, 8 = V_{EE} = -5.2 Vdc Outputs loaded 50 Ω to -2.0 Vdc

			Pin Conditions							
Test	P.U.T.	5	10	13	15					
Precondition										
Vон	2			VIL min						
∨он	3			P1						
Precondit	ion									
VOL	3			VIL min						
VOL	2			P1						
Precondit	ion									
VOHA	2				VILA max					
VOHA	3				VIHA min					
Precondit	ion									
VOHA	2			VIL min						
VOHA	3			P3						
Precondit	ion									
VOHA	2			P2						
VOHA				P3						
Precondit	ion									
VOHA	2		V _{IH max}	P2						
VOHA			VIH max	P3						
Precondition										
VOHA	2		VIH max	P1						
VOHA	3		VIH max	P1						

	Pi	Pin Conditions						
Test P.U.T.	5	10	13	15				
Precondition								
V _{OHA} 2		VIHA min	P1					
V _{OHA} 3		VILA max	P1					
Precondition								
V _{OLA} 3				VILA max				
V _{OLA} 2				VIHA min				
Precondition								
V _{OLA} 2			VIL min					
V _{OLA} 3			VIL min					
Precondition								
V _{OLA} 3			P2					
V _{OLA} 2			P3					
Precondition								
V _{OLA} 3		VIH max	P2					
V _{OLA} 2		VIH max	P3					
Precondition								
V _{OLA} 3	VIHA min	VIH max	P1					
V _{OLA} 2	VILA max	VIH max	P1					
Precondition								
V _{OLA} 3	VIH max	VIHA min	P1					
V _{OLA} 2	VIH max	VILA max	P1					

ELECTRICAL CHARACTERISTICS

				Test Limits						
		Pin Under	–30°C		+25°C			+85°C		1
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	١E	8		110		80	100		110	mAdc
Input Current	linH	5, 10 13 15		415 350 560			260 220 350		260 220 350	μAdc
	l _{inL}	5	0.5		0.5			0.3		μAdc
Output Voltage Logic 1	VOH	2 3	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltage Logic 0	VOL	2 3	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Voltage Logic 1	Vона	2 3	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Threshold Voltage Logic 0	VOLA	2 3		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Switching Times (50 Ω Load)										
Trigger Input	^t T+Q+ ^t T–Q+	3 3	2.5 2.5	6.5 6.5	2.5 2.5	4.0 4.0	5.5 5.5	2.5 2.5	6.5 6.5	ns
High Speed Trigger Input	^t HS+Q+	3	1.5	3.2	1.5	2.0	2.8	1.5	3.2	ns
Minimum Timing Pulse Width	PWQmin	3				10.0				ns
Maximum Timing Pulse Width	PWQmax	3				>10				ms
Min Trigger Pulse Width	PWT	3				2.0				ns
Min Hi–Spd Trig Pulse Width	PWHS	3				3.0				ns
Rise Time (20 to 80%)		3	1.5	4.0	1.5		3.5	1.5	4.0	ns
Fall Time (20 to 80%)		3	1.5	4.0	1.5		3.5	1.5	4.0	ns
Enable Setup Time	t _{setup} (E)	3				1.0				ns
Enable Hold Time	t _{hold} (E)	3				1.0				ns

1. The monostable is in the timing mode at the time of this test. 2. $C_{EXT} = 0$ (Pin 4 Open); $R_{EXT} = 0$ (Pin 6 tied to V_{EE}). 3. $C_{EXT} = 10\mu F$ (Pin); $R_{EXT} = 2.7k$ (Pin 6).


ELECTRICAL CHARACTERISTICS (continued)

				TEST VOLTAGE VALUES (Volts)					
		@ Test Ter	nperature	VIHmax	VILmin	VIHAmin	VILAmax	VEE	
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
		+85°C		-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin	TEST V					
Characteristic	c	Symbol	Under Test	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	(VCC) Gnd
Power Supply Drain Curre	ent	١ _E	8					6, 8	1, 4, 16
Input Current		linH	5, 10 13 15	5,10 13 15				6, 8 6, 8 6, 8	1, 4, 16 1, 4, 16 1, 4, 16
		l _{inL}	5		5			6, 8	1, 4, 16
Output Voltage	Logic 1	VOH	2 3	13 (4.)	13			6, 8 6, 8	1, 4, 16 1, 4, 16
Output Voltage	Logic 0	VOL	2 3	13 (4.)	13			6, 8 6, 8	1, 4, 16 1, 4, 16
Threshold Voltage	Logic 1	VOHA	2 3			15	15	6, 8 6, 8	1, 16, 4 1, 16, 4
Threshold Voltage	Logic 0	VOLA	2 3			15	15	6, 8 6, 8	1, 16, 4 1, 16, 4
Switching Times	(50 Ω Load)			+1.11V		Pulse In	Pulse Out	–3.2 V	+2.0 V
Trigger Input		t _{T+Q+} t _{T–Q+}	3 3	10 5		13 13	3 3	6, 8 6, 8	1, 16, 4 1, 16, 4
High Speed Trigger Input		^t HS+Q+	3			15	3	6, 8	1, 16, 4
Minimum Timing Pulse Wi	dth	PWQmin	3				Note 2.	6, 8	1, 16, 4
Maximum Timing Pulse Width		PWQmax	3				Note 3.	6, 8	1, 16, 4
Minimum Trigger Pulse Width		PWT	3			13	3	6, 8	1, 16, 4
Minimum Hi-Spd Trigger Pulse Width		PWHS	3			15	3	6, 8	1, 16, 4
Rise Time	(20 to 80%)		3					6, 8	1, 16, 4
Fall Time	(20 to 80%)		3					6, 8	1, 16, 4
Enable Setup Time		t _{setup} (E)	3			5	3	6, 8	1, 16, 4
Enable Hold Time		t _{hold} (E)	3			5	3	6, 8	1, 16, 4

1. The monostable is in the timing mode at the time of this test. 2. $C_{EXT} = 0$ (Pin 4 Open); $R_{EXT} = 0$ (Pin 6 tied to V_{EE}). 3. $C_{EXT} = 10\mu F$ (Pin); $R_{EXT} = 2.7k$ (Pin 6).


VIHmax 4. - VILmin P1

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.



SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C

1



 PW_Q

APPLICATIONS INFORMATION

Circuit Operation:

1.PULSE WIDTH TIMING — The pulse width is determined by the external resistor and capacitor. The MC10198 also has an internal resistor (nominally 284 ohms) that can be used in series with R_{Ext}. Pin 7, the external pulse width control, is a constant voltage node (-3.60 V nominally). A resistance connected in series from this node to V_{EE} sets a constant timing current I_T. This current determines the discharge rate of the capacitor:

$$I_T = C_{Ext} \quad \frac{\Delta V}{\Delta T}$$

where

 $\Delta T = pulse width$

 $\Delta V = 1.9 V$ change in capacitor voltage

Then:

$$\Delta T = C_{Ext} \frac{1.9 \text{ V}}{1 \text{ T}}$$

If $R_{Ext} + R_{Int}$ are in series to VEE: IT = [(-3.60 V) - (-5.2 V)] ÷ [R_{Ext} + 284 Ω] IT = 1.6 V/(R_{Ext} + 284)

The timing equation becomes:

$$\Delta T = [(C_{Ext})(1.9 \text{ V})] \div [1.6 \text{ V}/(R_{Ext} + 284)]$$

$$\Delta T = C_{Ext} (R_{Ext} + 284) 1.19$$

where $\Delta T = Sec$ $R_{Ext} = Ohms$ $C_{Ext} = Farads$




Figure 2 shows typical curves for pulse width versus C_{Ext} and R_{Ext} (total resistance includes R_{Int}). Any low leakage capacitor can be used and R_{Ext} can vary from 0 to 16 k–ohms.

2.TRIGGERING —The E_{pos} and E_{Neg} inputs control the trigger input. The MC10198 can be programmed to trigger on the positive edge, negative edge, or both. Also, the trigger input can be totally disabled. The truth table is shown on the first page of the data sheet.

The device is totally retriggerable. However, as duty cycle approaches 100%, pulse width jitter can occur due to the recovery time of the circuit. Recovery time is basically dependent on capacitance C_{Ext} . Figure 3 shows typical recovery time versus capacitance at $I_T = 5$ mA.

FIGURE 2 – TIMING PULSE WIDTH versus CExt and RExt





FIGURE 3 — RECOVERY TIME versus CExt @ H = 5 mA




3.HI–SPEED INPUT — This input is used for stretching very narrow pulses with minimum delay between the output pulse and the trigger pulse. The trigger input should be disabled when using the high–speed input. The MC10198 triggers on the rising edge, using this input, and input pulse width should narrow, typically less than 10 nanoseconds.

USAGE RULES:


- Capacitor lead lengths should be kept very short to minimize ringing due to fast recovery rise times.
- 2. The E inputs should <u>not</u> be tied to ground to establish a high logic level. A resistor divider or diode can be used to establish a –0.7 to –0.9 voltage level.
- 3.For optimum temperature stability; 0.5 mA is the best timing current I_T. The device is designed to have a constant voltage at the EXTERNAL PULSE WIDTH CONTROL over temperature at this current value.
- 4.Pulse Width modulation can be attained with the EXTER-NAL PULSE WIDTH CONTROL. The timing current can be altered to vary the pulse width. Two schemes are:
 - a. The internal resistor is not used. A dependent current source is used to set the timing current as shown in Figure 4. A graph of pulse width versus timing current ($C_{Ext} = 13 \text{ pF}$) is shown in Figure 5.






b. A control voltage can also be used to vary the pulse width using an additional resistor (Figure 6). The current ($I_T + I_C$) is set by the voltage drop across $R_{Int} + R_{Ext}$. The control current IC modifies I_T and alters the pulse width. Current IC should never force I_T to zero. R_C typically 1 k Ω .


FIGURE 6 —








5.The MC10198 can be made non-retriggerable. The Q output is fed back to disable the trigger input during the triggered state (Logic Diagram). Figure 7 shows a positive triggered configuration; a similar configuration can be made for negative triggering.






OUTLINE DIMENSIONS



OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and **(A)** are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employeer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 303–675–2140 or 1–800–441–2447

Mfax™: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609 INTERNET: http://Design–NET.com JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 81–3–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

