捷多邦,专业PCB打样工厂,24小时加急出货

查询PIC24HJ32GP302供应商

MICROCHIP

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 Data Sheet

High-Performance, 16-bit Microcontrollers



Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, rfPIC and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, Linear Active Thermistor, Migratable Memory, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

 $\textcircled{\mbox{\sc c}}$ 2007, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



High-Performance, 16-bit Microcontrollers

Operating Range:

- Up to 40 MIPS operation (at 3.0-3.6V):
 - Industrial temperature range (-40°C to +85°C)
 - Extended temperature range (-40°C to +125°C)

High-Performance CPU:

- Modified Harvard architecture
- · C compiler optimized instruction set
- 16-bit wide data path
- 24-bit wide instructions
- Linear program memory addressing up to 4M instruction words
- · Linear data memory addressing up to 64 Kbytes
- 71 base instructions: mostly 1 word/1 cycle
- · Flexible and powerful addressing modes
- · Software stack
- 16 x 16 multiply operations
- 32/16 and 16/16 divide operations
- Up to ±16-bit shifts for up to 40-bit data

Direct Memory Access (DMA):

- 8-channel hardware DMA
- Up to 2 Kbytes dual ported DMA buffer area (DMA RAM) to store data transferred via DMA:
- Allows data transfer between RAM and a peripheral while CPU is executing code (no cycle stealing)
- Most peripherals support DMA

On-Chip Flash and SRAM:

- Flash program memory (up to 128 Kbytes)
- Data SRAM (up to 8 Kbytes)
- Boot, Secure, and General Security for program Flash

Timers/Capture/Compare/PWM:

- Timer/Counters, up to five 16-bit timers:
 - Can pair up to make two 32-bit timers
 - One timer runs as a Real-Time Clock with an external 32.768 kHz oscillator
 - Programmable prescaler
- · Input Capture (up to four channels):
 - Capture on up, down or both edges
 - 16-bit capture input functions
 - 4-deep FIFO on each capture
- Output Compare (up to four channels):
 - Single or Dual 16-bit Compare mode
 - 16-bit Glitchless PWM mode
- Hardware Real-Time Clock/Calendar (RTCC):
 Provides clock, calendar, and alarm functions

Interrupt Controller:

- 5-cycle latency
- 118 interrupt vectors
- · Up to 45 available interrupt sources
- · Up to three external interrupts
- Seven programmable priority levels
- · Five processor exceptions

Digital I/O:

- Peripheral pin Select functionality
- Up to 35 programmable digital I/O pins
- Wake-up/Interrupt-on-Change for up to 21 pins
- Output pins can drive from 3.0V to 3.6V
- Up to 5V output with open drain configuration
- All digital input pins are 5V tolerant
- 4 mA sink on all I/O pins

Communication Modules:

- · 4-wire SPI (up to two modules):
 - Framing supports I/O interface to simple codecs
 - Supports 8-bit and 16-bit data
 - Supports all serial clock formats and sampling modes
- I²C[™]:
 - Full Multi-Master Slave mode support
 - 7-bit and 10-bit addressing
 - Bus collision detection and arbitration
 - Integrated signal conditioning
 - Slave address masking
- UART (up to two modules):
 - Interrupt on address bit detect
 - Interrupt on UART error
 - Wake-up on Start bit from Sleep mode
 - 4-character TX and RX FIFO buffers
 - LIN bus support
 - IrDA® encoding and decoding in hardware
 - High-Speed Baud mode
 - Hardware Flow Control with CTS and RTS
- Enhanced CAN (ECAN[™] module) 2.0B active:
 - Up to eight transmit and up to 32 receive buffers
 - 16 receive filters and three masks
 - Loopback, Listen Only and Listen All
 - Messages modes for diagnostics and bus monitoring
 - Wake-up on CAN message
 - Automatic processing of Remote Transmission Requests
 - FIFO mode using DMA
 - DeviceNet[™] addressing support
- Parallel Master Slave Port (PMP/EPSP):
 - Supports 8-bit or 16-bit data
 - Supports 16 address lines
- Programmable Cyclic Redundancy Check (CRC)
 - Programmable bit length for the CRC generator polynomial (up to 16-bit length)
 - 8-deep, 16-bit or 16-deep, 8-bit FIFO for data input

System Management:

- · Flexible clock options:
 - External, crystal, resonator, internal RC
 - Fully integrated Phase-Locked Loop (PLL)
 - Extremely low jitter PLL
- Power-up Timer
- Oscillator Start-up Timer/Stabilizer
- · Watchdog Timer with its own RC oscillator
- · Fail-Safe Clock Monitor
- Reset by multiple sources

Power Management:

- On-chip 2.5V voltage regulator
- · Switch between clock sources in real time
- · Idle, Sleep, and Doze modes with fast wake-up

Analog-to-Digital Converters (ADCs):

- 10-bit, 1.1 Msps or 12-bit, 500 Ksps conversion:
 - Two and four simultaneous samples (10-bit ADC)
 - Up to 13 input channels with auto-scanning
 - Conversion start can be manual or synchronized with one of four trigger sources
 - Conversion possible in Sleep mode
 - ±2 LSb max integral nonlinearity
 - ±1 LSb max differential nonlinearity

Comparator Module:

• Two analog comparators with programmable input/output configuration

CMOS Flash Technology:

- · Low-power, high-speed Flash technology
- Fully static design
- 3.3V (±10%) operating voltage
- Industrial and Extended temperature
- · Low power consumption

Packaging:

- 28-pin SDIP/SOIC/QFN-S
- 44-pin TQFP/QFN

Note: See the device variant tables for exact peripheral features per device.

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, AND PIC24HJ128GPX02/X04 PRODUCT FAMILIES

The device names, pin counts, memory sizes, and peripheral availability of each device are listed below. The following pages show their pinout diagrams.


PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 Controller Families

					Rem	app	able Pe	əriph	neral).			
Device	Pins	Program Flash Memory (Kbyte)	RAM (Kbyte) ⁽¹⁾	Remappable Pins	16-bit Timer ⁽²⁾	Input Capture	Output Compare Standard PWM	UART	IdS	ECANTM	RTCC	I ² C™	CRC Generator	10-bit/12-bit ADC (Channels)	Analog Comparator (2 Channels/Voltage Regulator)	8-bit Parallel Master Port (Address Lines)	I/O Pins	Packages
PIC24HJ128GP804	44	128	8	26	5	4	4	2	2	1	1	1	1	13	1/1	11	35	QFN TQFP
PIC24HJ128GP802	28	128	8	16	5	4	4	2	2	1	1	1	1	10	1/0	2	21	SDIP SOIC QFN-S
PIC24HJ128GP204	44	128	8	26	5	4	4	2	2	0	1	1	1	13	1/1	11	35	QFN TQFP
PIC24HJ128GP202	28	128	8	16	5	4	4	2	2	0	1	1	1	10	1/0	2	21	SDIP SOIC QFN-S
PIC24HJ64GP804	44	64	8	26	5	4	4	2	2	1	1	1	1	13	1/1	11	35	QFN TQFP
PIC24HJ64GP802	28	64	8	16	5	4	4	2	2	1	1	1	1	10	1/0	2	21	SDIP SOIC QFN-S
PIC24HJ64GP204	44	64	8	26	5	4	4	2	2	0	1	1	1	13	1/1	11	35	QFN TQFP
PIC24HJ64GP202	28	64	8	16	5	4	4	2	2	0	1	1	1	10	1/0	2	21	SDIP SOIC QFN-S
PIC24HJ32GP304	44	32	4	26	5	4	4	2	2	0	1	1	1	13	1/1	11	35	QFN TQFP
PIC24HJ32GP302	28	32	4	16	5	4	4	2	2	0	1	1	1	10	1/0	2	21	SDIP SOIC QFN-S


Note 1: RAM size is inclusive of 2 Kbytes of DMA RAM for all devices except PIC24HJ32GP302/304, which include 1 Kbyte of DMA RAM.

2: Only four out of five timers are remappable.

Pin Diagrams



Pin Diagrams (Continued)



Pin Diagrams (Continued)




Table of Contents

-

PIC2	4HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 Product Families	
1.0	Device Overview	
2.0	CPU	
3.0	Memory Organization	
4.0	Flash Program Memory	
5.0	Resets	
6.0	Interrupt Controller	
7.0	Direct Memory Access (DMA)	101
8.0	Oscillator Configuration	113
9.0	Power-Saving Features	123
10.0	I/O Ports	125
11.0		
12.0	Timer2/3 And TImer4/5 feature	155
13.0	Input Capture	161
14.0	Output Compare	163
15.0	Serial Peripheral Interface (SPI)	167
16.0	Inter-Integrated Circuit (I ² C [™])	175
17.0		
18.0	Enhanced CAN (ECAN™) Module	193
19.0	10-bit/12-bit Analog-to-Digital Converter (ADC1)	223
20.0	Comparator Module	235
21.0		
22.0	Programmable Cyclic Redundancy Check (CRC) Generator	
23.0	Parallel Master Port (PMP)	
24.0	Special Features	
25.0	Instruction Set Summary	
26.0	Development Support	
27.0		
	Packaging Information	
The M	Nicrochip Web Site	343
Custo	omer Change Notification Service	
Custo	omer Support	343
	ler Response	
Produ	uct Identification System	345

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- · Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our website at www.microchip.com to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW


Note: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the PIC24H Family Reference Manual, which is available from the Microchip website (www.microchip.com)

This document contains device specific information for the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 devices.

Figure 1-1 shows a general block diagram of the core and peripheral modules in the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 families of devices.

Table 1-1 lists the functions of the various pins shown in the pinout diagrams.

FIGURE 1-1: PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, AND PIC24HJ128GPX02/X04 BLOCK DIAGRAM



Pin Name	Pin Type	Buffer Type	Description
AN0-AN12		Analog	Analog input channels.
CLKI CLKO	I O	ST/CMOS	External clock source input. Always associated with OSC1 pin function. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.
OSC1	I	ST/CMOS	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.
OSC2	I/O		Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
SOSCI	I	ST/CMOS	32.768 kHz low-power oscillator crystal input; CMOS otherwise.
SOSCO	O		32.768 kHz low-power oscillator crystal output.
CN0-CN30	Ι	ST	Change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.
IC1-IC2		ST	Capture inputs 1/2
IC7-IC8		ST	Capture inputs 7/8.
OCFA	I	ST	Compare Fault A input (for Compare Channels 1, 2, 3 and 4).
OC1-OC4	O	—	Compare outputs 1 through 4.
INT0		ST	External interrupt 0.
INT1		ST	External interrupt 1.
INT2		ST	External interrupt 2.
RA0-RA4	I/O	ST	PORTA is a bidirectional I/O port.
RA7-RA10	I/O	ST	PORTA is a bidirectional I/O port.
RB0-RB15	I/O	ST	PORTB is a bidirectional I/O port.
RC0-RC9	I/O	ST	PORTC is a bidirectional I/O port.
T1CK		ST	Timer1 external clock input.
T2CK		ST	Timer2 external clock input.
T3CK		ST	Timer3 external clock input.
T4CK		ST	Timer4 external clock input.
T5CK		ST	Timer5 external clock input.
U1CTS		ST	UART1 clear to send.
U1RTS	0	—	UART1 ready to send.
U1RX		ST	UART1 receive.
U1TX	0	—	UART1 transmit.
U2CTS		ST	UART2 clear to send.
U2RTS	0	—	UART2 ready to send.
U2RX		ST	UART2 receive.
U2TX	0	—	UART2 transmit.
SCK1	I/O	ST	Synchronous serial clock input/output for SPI1.
SDI1	I	ST	SPI1 data in.
SDO1	O		SPI1 data out.
SS1	I/O	ST	SPI1 slave synchronization or frame pulse I/O.
SCK2	I/O	ST	Synchronous serial clock input/output for SPI2.
SDI2	I	ST	SPI2 data in.
SDO2	O	—	SPI2 data out.
SS2	I/O	ST	SPI2 slave synchronization or frame pulse I/O.
SCL1 SDA1 ASCL1	I/O I/O I/O I/O	ST ST ST ST	Synchronous serial clock input/output for I2C1. Synchronous serial data input/output for I2C1. Alternate synchronous serial clock input/output for I2C1. Alternate synchronous serial data input/output for I2C1.
ASCL1	I/O	ST	Alternate synchronous serial clock input/output for I2C1.
ASDA1	I/O	ST	
Legend: CMO	S = CMOS	compatible	

TABLE 1-1: **PINOUT I/O DESCRIPTIONS**

ST = Schmitt Trigger input with CMOS levels O = Output

E

Pin Name	Pin Type	Buffer Type	Description					
TMS		ST	JTAG Test mode select pin.					
ТСК	I	ST	JTAG test clock input pin.					
TDI	I	ST	JTAG test data input pin.					
TDO	0		JTAG test data output pin.					
C1RX	I	ST	ECAN1 bus receive pin.					
C1TX	0	_	ECAN1 bus transmit pin.					
RTCC	0		Real-Time Clock Alarm Output.					
CVREF	0	ANA	Comparator Voltage Reference Output.					
C1IN-	Ι	ANA	Comparator 1 Negative Input.					
C1IN+	1	ANA	Comparator 1 Positive Input.					
C1OUT	0	—	Comparator 1 Output.					
C2IN-	I	ANA	Comparator 2 Negative Input.					
C2IN+	I	ANA	Comparator 2 Positive Input.					
C2OUT	0	_	Comparator 2 Output.					
PMA0	I/O	ST	Parallel Master Port Address Bit 0 Input (Buffered Slave modes) and Output (Master modes).					
PMA1	I/O	ST	Parallel Master Port Address Bit 1 Input (Buffered Slave modes) and Output (Master modes).					
PMA2 -PMPA10	0	—	Parallel Master Port Address (Demultiplexed Master Modes).					
PMBE	0	—	Parallel Master Port Byte Enable Strobe.					
PMCS1	0		Parallel Master Port Chip Select 1 Strobe.					
PMD0-PMPD7	I/O	ST	Parallel Master Port Data (Demultiplexed Master mode) or Address/Data (Multiplexed Master modes).					
PMRD	0	_	Parallel Master Port Read Strobe.					
PMWR	ŏ	_	Parallel Master Port Write Strobe.					
PGD1/EMUD1	I/O	ST	Data I/O pin for programming/debugging communication channel 1.					
PGC1/EMUC1	I	ST	Clock input pin for programming/debugging communication channel 1.					
PGD2/EMUD2	I/O	ST	Data I/O pin for programming/debugging communication channel 2.					
PGC2/EMUC2	I	ST	Clock input pin for programming/debugging communication channel 2.					
PGD3/EMUD3	I/O	ST	Data I/O pin for programming/debugging communication channel 3.					
PGC3/EMUC3	Ι	ST	Clock input pin for programming/debugging communication channel 3.					
MCLR	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.					
AVdd	Р	Р	Positive supply for analog modules.					
AVss	Р	Р	Ground reference for analog modules.					
Vdd	Р		Positive supply for peripheral logic and I/O pins.					
VDDCORE	Р		CPU logic filter capacitor connection.					
Vss	Р		Ground reference for logic and I/O pins.					
VREF+	I	Analog	Analog voltage reference (high) input.					
VREF-	Ι	Analog	Analog voltage reference (low) input.					

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

O = Output ST = Schmitt Trigger input with CMOS levels • I = Input

2.0 CPU

Note: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04. and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. То complement the information in this data sheet, refer to the PIC24H Family Reference Manual, "Section 2. CPU" (DS70245), which is available from the Microchip website (www.microchip.com).

2.1 Overview

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set and addressing modes. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space. The actual amount of program memory implemented varies by device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double word move (MOV.D) instruction and the table instructions. Overhead-free, single-cycle program loop constructs are supported using the REPEAT instruction, which is interruptible at any point.

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can serve as a data, address or address offset register. The 16th working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls. The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 instruction set includes many addressing modes and is designed for optimum C compiler efficiency. For most instructions, the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 2-1, and the programmer's model for the PIC24HJ32GP302/ 304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 is shown in Figure 2-2.

2.2 Data Addressing Overview

The data space can be linearly addressed as 32K words or 64 Kbytes using an Address Generation Unit (AGU). The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program to data space mapping feature lets any instruction access program space as if it were data space.

The data space also includes 2 Kbytes of DMA RAM, which is primarily used for DMA data transfers, but may be used as general purpose RAM.

2.3 Special MCU Features

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 features a 17-bit by 17-bit, single-cycle multiplier. The multiplier can perform signed, unsigned and mixed-sign multiplication. Using a 17-bit by 17-bit multiplier for 16-bit by 16-bit multiplication makes mixed-sign multiplication possible.

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 devices support 16/16 and 32/16 integer divide operations. All divide instructions are iterative operations. They must be executed within a REPEAT loop, resulting in a total execution time of 19 instruction cycles. The divide operation can be interrupted during any of those 19 cycles without loss of data.

A multi-bit data shifter is used to perform up to a 16-bit, left or right shift in a single cycle.

FIGURE 2-1: PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, AND PIC24HJ128GPX02/X04 CPU CORE BLOCK DIAGRAM





FIGURE 2-2: PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, AND PIC24HJ128GPX02/X04 PROGRAMMER'S MODEL



2.4 CPU Control Registers

REGISTER 2-1: SR: CPU STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
0-0	0-0	0-0	0-0	0-0	0-0	0-0	DC
 bit 15	—	—	_	_	—	—	bit 8
DIL 15							DIL O
R/W-0 ⁽¹⁾	R/W-0 ⁽²⁾	R/W-0 ⁽²⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	IPL<2:0> ⁽²⁾		RA	N	OV	Z	С
bit 7							bit 0
Legend:							
C = Clear only	y bit	R = Readable	bit	U = Unimpler	mented bit, read	l as '0'	
S = Set only b	bit	W = Writable	bit	-n = Value at	POR		
'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown		
			o.'				
bit 15-9		ited: Read as '					
bit 8		U Half Carry/Bo		for but a air ad	data) ar 9th law	ordor bit (for w	and aired data)
		sult occurred			data) or 8th low-		Jiu-Sizeu uala)
			th low-order	bit (for byte-siz	ed data) or 8th	low-order bit (for word-sized
		the result occur					
bit 7-5		PU Interrupt Pri	•				
		nterrupt Priority nterrupt Priority			ots disabled		
		nterrupt Priority					
	100 = CPU l	nterrupt Priority	Level is 4 (12	2)			
		nterrupt Priority					
	010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9)						
		nterrupt Priority					
bit 4	RA: REPEAT Loop Active bit						
	1 = REPEAT loop in progress						
bit 3	0 = REPEAT loop not in progress						
bit o	N: MCU ALU Negative bit 1 = Result was negative						
	0 = Result was negative 0 = Result was non-negative (zero or positive)						
bit 2	OV: MCU AL	U Overflow bit					
				s complement)	. It indicates an	overflow of a r	nagnitude that
	causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation)						
	1 = Overflow 0 = No overfl		gned arithmet	tic (in this arithr	metic operation)		
bit 1	Z: MCU ALU						
Sit			the Z bit has	set it at some	time in the past		
					cleared it (i.e., a		llt)
bit 0	C: MCU ALU	Carry/Borrow	oit				
		ut from the Mos out from the Mo					
Le				•	RCON<3>) to fo 3> = 1. User i		
		atus bits are rea	d only when	NSTDIS = 1 (II	NTCON1<15>).		
			,	. (- /-		

2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	_	—		—	_
bit 15							bit 8
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
—	_	—	_	IPL3 ⁽¹⁾	PSV	—	_
bit 7							bit 0
Legend:		C = Clear onl	y bit				
R = Readable I	bit	W = Writable	bit	-n = Value at	POR	'1' = Bit is set	
0' = Bit is clear	ed	ʻx = Bit is unk	nown	U = Unimplei	mented bit, rea	d as '0'	

REGISTER 2-2: CORCON: CORE CONTROL REGISTER

bit 15-4	Unimplemented: Read as '0'
bit 3	IPL3: CPU Interrupt Priority Level Status bit 3 ⁽¹⁾
	1 = CPU interrupt priority level is greater than 7
	0 = CPU interrupt priority level is 7 or less
bit 2	PSV: Program Space Visibility in Data Space Enable bit
	1 = Program space visible in data space
	0 = Program space not visible in data space
hit 1-0	Inimplemented: Read as '0'

bit 1-0 **Unimplemented:** Read as '0'

Note 1: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

2.5 Arithmetic Logic Unit (ALU)

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. Depending on the operation, the ALU can affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the "*dsPIC30F/33F Programmer's Reference Manual*" (DS70157) for information on the SR bits affected by each instruction.

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 CPU incorporates hard-ware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit-divisor division.

2.5.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier, the ALU supports unsigned, signed or mixed-sign operation in several MCU multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

2.5.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

2.5.3 MULTI-BIT DATA SHIFTER

The multi-bit data shifter is capable of performing up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either a working register or a memory location.

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

3.0 MEMORY ORGANIZATION

This data sheet summarizes the features Note: PIC24HJ32GP302/304. of the PIC24HJ64GPX02/X04. and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the PIC24H Family Reference Manual, "Section 4. Program Memory" (DS70238), which is available from the Microchip website (www.microchip.com).

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 architecture features separate program and data memory spaces and buses. This architecture also allows the direct access of program memory from the data space during code execution.


3.1 Program Address Space

The program address memory space of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 devices is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in **Section 3.4** "Interfacing Program and Data Memory Spaces".

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

The memory map for the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 devices is shown in Figure 3-1.

FIGURE 3-1: PROGRAM MEMORY MAP FOR PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, AND PIC24HJ128GPX02/X04 DEVICES



3.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in wordaddressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 3-2).


Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.

3.1.2 INTERRUPT AND TRAP VECTORS

All PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 devices reserve the addresses between 0x00000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at 0x000000, with the actual address for the start of code at 0x000002.

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 devices also have two interrupt vector tables, located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the interrupt vector tables is provided in **Section 6.1 "Interrupt Vector Table"**.

FIGURE 3-2: PROGRAM MEMORY ORGANIZATION



3.2 Data Address Space

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 CPU has a separate 16bit-wide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. The data memory maps are shown in Figure 3-3 and Figure 3-4.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This arrangement gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility area (see Section 3.4.3 "Reading Data From Program Memory Using Program Space Visibility").

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 devices implement up to 8 Kbytes of data memory. Should an EA point to a location outside of this area, an all-zero word or byte is returned.

3.2.1 DATA SPACE WIDTH

The data memory space is organized in byte addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

3.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] MCU devices and improve data space memory usage efficiency, the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 instruction set supports both word and byte operations. As a consequence of byte accessibility, all effective address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] results in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

A data byte read, reads the complete word that contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register that matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed. If the error occurred on a write, the instruction is executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user application to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A sign-extend instruction (SE) is provided to allow user applications to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, user applications can clear the MSB of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

3.2.3 SFR SPACE

The first 2 Kbytes of the Near Data Space, from 0x0000 to 0x07FF, is primarily occupied by Special Function Registers (SFRs). These are used by the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control, and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'.

Note:	The actual set of peripheral features and interrupts varies by the device. Refer to
	the corresponding device tables and
	pinout diagrams for device-specific
	information.

3.2.4 NEAR DATA SPACE

The 8 Kbyte area between 0x0000 and 0x1FFF is referred to as the near data space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a working register as an address pointer.

3.2.5 DMA RAM

The PIC24HJ32GP302/304 devices contain 1 Kbytes of dual ported DMA RAM located at the end of X data The PIC24HJ64GPX02/X04 space. and PIC24HJ128GPX02/X04 devices contain 2 Kbytes of dual ported DMA RAM located at the end of X data space. Memory locations in the DMA RAM space are accessible simultaneously by the CPU and the DMA controller module. DMA RAM is utilized by the DMA controller to store data to be transferred to various peripherals using DMA, as well as data transferred from various peripherals using DMA. The DMA RAM can be accessed by the DMA controller without having to steal cycles from the CPU.

When the CPU and the DMA controller attempt to concurrently write to the same DMA RAM location, the hardware ensures that the CPU is given precedence in accessing the DMA RAM location. Therefore, the DMA RAM provides a reliable means of transferring DMA data without ever having to stall the CPU.

Note:	DMA RAM can be used for general
	purpose data storage if the DMA function
	is not required in an application.




FIGURE 3-3: DATA MEMORY MAP FOR PIC24HJ32GP302/304 DEVICES WITH 4 KB RAM

FIGURE 3-4: DATA MEMORY MAP FOR PIC24HJ128GP202/204, PIC24HJ64GP202/204, PIC24HJ128GP502/504, AND PIC24HJ64GP502/504 DEVICES WITH 8 KB RAM




TABLE 3-1:	3-1:	CPU C	CPU CORE REGISTERS MAP	GISTER	S MAP													
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
WREGO	0000								Working Register 0	gister 0								0000
WREG1	0002								Working Register 1	gister 1								0000
WREG2	0004								Working Register 2	gister 2								0000
WREG3	9000								Working Register 3	gister 3								0000
WREG4	0008								Working Register 4	gister 4								0000
WREG5	A000								Working Register 5	gister 5								0000
WREG6	0000								Working Register 6	gister 6								0000
WREG7	000E								Working Register 7	gister 7								0000
WREG8	0010								Working Register 8	gister 8								0000
WREG9	0012								Working Register 9	gister 9								0000
WREG10	0014							-	Working Register 10	lister 10								0000
WREG11	0016								Working Register 11	lister 11								0000
WREG12	0018							-	Working Register 12	lister 12								0000
WREG13	001A							-	Working Register 13	lister 13								0000
WREG14	001C							-	Working Register 14	lister 14								0000
WREG15	001E							-	Working Register 15	lister 15								0800
SPLIM	0020							Stac	Stack Pointer Limit Register	nit Register								XXXX
PCL	002E							Program	Counter Lov	Program Counter Low Word Register	ter							0000
РСН	0030	Ι	Ι	Ι		Ι		Ι	Ι			Prograi	m Counter H	Program Counter High Byte Register	gister			0000
TBLPAG	0032	I	Ι	I	Ι	Ι	I	I				Table F	age Addres	Table Page Address Pointer Register	gister			0000
PSVPAG	0034	Ι	Ι	Ι		Ι		Ι			Progr.	am Memory	Visibility Pa	ige Address I	Program Memory Visibility Page Address Pointer Register	ister		0000
RCOUNT	0036							Repe	Repeat Loop Counter Register	nter Register								XXXX
SR	0042	I	Ι		Ι	Ι		I	DC	IPL2	IPL1	IPL0	RA	z	NO	Z	C	0000
CORCON	0044	I	I	I		I	I		I				I	IPL3	PSV	I	I	0000
DISICNT	0052	Ι	Ι						Disabl	Disable Interrupts Counter Register	Counter Rec	jister			•			XXXX
-puepe	× = III	x = unknown value on Reset	e on Reset -	– = unimple	= unimplemented read as	ad ,∪, se pe	, 0, Reset values are shown in hexadecimal	re shown in	hexadecim	π								

TABLE 3-1: CPU CORE REGISTERS MAP

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

	All Resets	000	000	00(
	, Re	0000	0000	100
302	Bit 0	CNOIE	CN16IE	CNOPUE
HJ32GF	Bit 1	CN1IE	Ι	CN1PUE
D PIC24	Bit 2	CN3IE CN2IE	Ι	CN2PUE
502, AN	Bit 3	CN3IE	Ι	CN3PUE
TER MAP FOR PIC24HJ128GP202/502, PIC24HJ64GP202/502, AND PIC24HJ32GP302	Bit 4	CN4IE 0	Ι	CN7PUE CN6PUE CN5PUE CN3PUE CN2PUE CN1PUE CN0PUE 0000
C24HJ64	Bit 5	CN5IE	CN21IE	CN5PUE
/502, PI	Bit 6	CN7IE CN6IE	CN24IE CN23IE CN22IE CN21IE	CN6PUE
3GP202	Bit 7	CN7IE	CN23IE	CN7PUE
:24HJ12	Bit 8	I	CN24IE	Ι
FOR PIC	Bit 9	Ι	Ι	Ι
R MAP	Bit 10	1	Ι	Ι
EGISTE	Bit 11	CN11IE	CN27IE	CN11PUE
TION R	Bit 12	CN12IE	Ι	CN12PUE
OTIFIC	Bit 15 Bit 14 Bit 13	CN13IE	CN29IE	CN13PUE
ANGE N	Bit 14	CN14IE	CN30IE CN29IE	CN14PUE
TABLE 3-2: CHANGE NOTIFICATION REGIST	Bit 15	CNEN1 0060 CN15IE CN14IE CN13IE CN12IE CN11IE		CNPU1 0068 CN15PUE CN14PUE CN13PUE CN12PUE CN11PUI
3-2:	SFR Addr	0060	0062	0068
TABLE	SFR SFR Name Addr	CNEN1	CNEN2 0062	CNPU1

0000

CN16PUE

I

T

T

T

CN24PUE CN23PUE CN22PUE CN21PUE $_{
m X}$ = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. I Legend: **CNPU2**

I

T

CN27PUE

CN30PUE CN29PUE

I

006A

	All Resets	0000	0000	0000	0000
4	Bit 0 R		SN16IE	NOPUE	
J32GP3(Bit 1	CN1IE	CN17IE 0	N1PUE C	N17PUE CI
PIC24H.	Bit 2	CN2IE	CN18IE 0	N2PUE C	N18PUE CI
04, AND	Bit 3	CN3IE	CN19IE	CN3PUE (CN19PUE C
3P204/50	Bit 4	CN4IE	CN20IE	CN4PUE	CN20PUE (
24HJ64C	Bit 5	CN10IE CN9IE CN8IE CN7IE CN6IE CN5IE CN4IE CN3IE CN2IE CN1IE CN0IE	CN26IE CN25IE CN24IE CN23IE CN22IE CN21IE CN20IE CN19IE CN18IE CN17IE CN16IE	CN5PUE	CN30PUE CN29PUE CN28PUE CN26PUE CN26PUE CN26PUE CN24PUE CN23PUE CN22PUE CN21PUE CN20PUE CN19PUE CN18PUE CN17PUE CN16PUE 0000
504, PIC:	Bit 6	CN6IE	CN22IE	CN6PUE	CN22PUE
GP204/	Bit 7	CN7IE	CN23IE	CN7PUE	CN23PUE
24HJ128	Bit 8	CN8IE	CN24IE	CN8PUE	CN24PUE
OR PIC	Bit 9	CN9IE	CN25IE	CN9PUE	CN25PUE
RAP F	Bit 10	CN10IE	CN26IE	CN10PUE	CN26PUE
EGISTEF	Bit 11	CN11IE		CN11PUE	CN27PUE
TION RI	Bit 12	CN12IE	CN30IE CN29IE CN28IE CN27IE	CN12PUE	CN28PUE
OTIFICA	Bit 13	CN13IE	CN29IE	CN13PUE	CN29PUE
ANGE N	Bit 15 Bit 14 Bit 13	CN14IE	CN30IE	CN14PUE	CN30PUE
TABLE 3-3: CHANGE NOTIFICATION REGISTER MAP FOR PIC24HJ128GP204/504, PIC24HJ64GP204/504, AND PIC24HJ32GP304	Bit 15	CNEN1 0060 CN15IE CN14IE CN13IE CN12IE CN11IE		CNPU1 0068 CN15PUE CN14PUE CN13PUE CN12PUE CN11PUE CN10PUE CN9PUE CN8PUE CN8PUE CN6PUE CN6PUE CN4PUE CN3PUE CN2PUE CN1PUE CN0PUE 0000	I
E 3-3:	SFR Addr	0900	00C2	0068	006A
TABLE	SFR Name	CNEN1	CNEN2 00C2	CNPU1	CNPU2 006A

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

	All Resets	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	4444	4444	4444	0444	4444	4404	4444	4444	4444	0004	0440	4440	4440	0444	4444
	Bit 0	1	INTOEP	INTOIF	SI2C1IF	SPI2EIF			INTOIE	SI2C1IE	SPI2EIE				^		^	^		۸		۸	^				۸	
	Bit 1	OSCFAIL	INT1EP	IC1IF	MI2C1IF	SPI2IF	-	U1EIF	IC1IE	MI2C1IE	SPI2IE	-	U1EIE	INT0IP<2:0>	DMA0IP<2:0>	T3IP<2:0>	U1TXIP<2:0>	SI2C1IP<2:0>	INT1IP<2:0>	DMA2IP<2:0>	T5IP<2:0>	SPI2EIP<2:0>	DMA3IP<2:0>	-	-	-	DMA6IP<2:0>	
	Bit 2	STKERR	INT2EP	OC1IF	CMIF	C1RXIF ⁽¹⁾	Ι	U2EIF	OC1IE	CMIE	C1RXIE ⁽¹⁾	Ι	UZEIE	Z	D	L	'n	SIS	Z	DN	F	SP	DA	Ι	Ι	Ι	DN	
	Bit 3	ADDRERR	Ι	T11F	CNIF	C11F ⁽¹⁾	Ι	CRCIF	T1IE	CNIE	C1IE ⁽¹⁾	Ι	CRCIE	I	I	I	I	I	I	Ι	Ι	Ι	I	Ι	Ι	Ι	Ι	VECNUM<6:0>
	Bit 4	MATHERR	I	DMA0IF	INT1IF	DMA3IF	I	DMA6IF	DMAOIE	INT1IE	DMA3IE	I	DMA6IE						I				I					VEC
	Bit 5	DMACERR	I	IC2IF	I	I	I	DMA7IF	IC2IE	I	Ι	Ι	DMA7IE	IC1IP<2:0>	IC2IP<2:0>	SPI1EIP<2:0>	AD1IP<2:0>	MI2C1IP<2:0>	I	OC3IP<2:0>	INT2IP<2:0>	SPI2IP<2:0>	I	PMPIP<2:0>	DMA5IP<2:0>	U1EIP<2:0>	DMA7IP<2:0>	
	Bit 6	DIVOERR [I	0C2IF	IC7IF	1	I	C1TXIF ⁽¹⁾	OC2IE	IC7IE	Ι	Ι	C1TXIE ⁽¹⁾			S		Σ	I	0	-	0)	I	ш	D	1	D	
	Bit 7	I	I	T2IF	IC8IF	I	I	I	T2IE	IC8IE		I	I		I	I	I	I	I	I	I	I	I	I	I	I	I	
	Bit 8		I	T3IF	DMA2IF	l	I	I	T3IE	DMA2IE		I	I				^				^	(1)	l	^			(1)	
	Bit 9	I		SPI1EIF	OC3IF	I			SPI1EIE	OC3IE	Ι	I		OC1IP<2:0>	OC2IP<2:0>	SPI11P<2:0>	DMA1IP<2:0>	CMIP<2:0>	IC7IP<2:0>	0C4IP<2:0>	U2RXIP<2:0>	C1RXIP<2:0> ⁽¹⁾	I	DMA4IP<2:0>	RTCIP<2:0>	U2EIP<2:0>	C1TXIP<2:0> ⁽¹⁾	<0>
RAP	Bit 10	I		SPI1IF	0C4IF	I			SPI11E	OC4IE		I		0	0	S	ā	U	_	0	5	C1	I	D	Ľ	ſ	C1	ILR<3:0>>
GISTEF	Bit 11	I	I	U1RXIF	T4IF	I	I	I	U1RXIE	T4IE	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	
LER RE	Bit 12	I	I	U1TXIF	T5IF	I	I	I	U1TXIE	T5IE	Ι	I	I				I						I	I	I		I	I
NTRO	Bit 13	I		AD1IF	INT2IF	PMPIF	DMA5IF		AD1IE	INT2IE	PMPIE	DMA5IE		T1IP<2:0>	T2IP<2:0>	U1RXIP<2:0>	I	CNIP<2:0>	IC8IP<2:0>	T4IP<2:0>	U2TXIP<2:0>	C1IP<2:0> ⁽¹⁾	I			CRCIP<2:0>		
INTERRUPT CONTROLLER REGISTER MAP	Bit 14	I	DISI	DMA1IF	U2RXIF	DMA4IF	RTCIF	I	DMA1IE	U2RXIE	DMA4IE	RTCIE	I	F		U.	I	0	C	H	U2	5	I	I	I	CF	I	1
INTER	Bit 15	NSTDIS	ALTIVT	I	U2TXIF	I	I	I	I	U2TXIE	Ι	Ι	I		I	I	I	I	I	I	I	I	I	I	I	I	I	1
3-4:	SFR Addr	0080	0082	0084	0086	0088	008A	008C	0094	9600	8600	A000	009C	00A4	00A6	00A8	00AA	00AC	00AE	00B0	00B2	00B4	00B6	00BA	00C2	00C4	00C6	00E0
TABLE 3-4:	SFR Name	INTCON1	INTCON2	IFS0	IFS1	IFS2	IFS3	IFS4	IEC0	IEC1	IEC2	IEC3	IEC4	IPC0	IPC1	IPC2	IPC3	IPC4	IPC5	IPC6	IPC7	IPC8	IPC9	IPC11	IPC15	IPC16	IPC17	INTTREG

Interrupts disabled on devices without ECAN $^{\mbox{\scriptsize TM}}$ modules.

Legend: Note 1:

TABLE 3-5 :	3-5:	TIMEF	REGIS	TIMER REGISTER MAP	ЧР													
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1	Timer1 Register								XXXX
PR1	0102								Period F	Period Register 1								FFF
T1CON	0104	TON	I	TSIDL	Ι	I	I	I	-	I	TGATE	TCKPS<1:0>	<0:	I	TSYNC	TCS	I	0000
TMR2	0106								Timer2	Timer2 Register								XXXX
TMR3HLD	0108						ШШ	er3 Holding	Register (foi	r 32-bit timer	Timer3 Holding Register (for 32-bit timer operations only)	nly)						XXXX
TMR3	010A								Timer3	Timer3 Register								XXXX
PR2	010C								Period F	Period Register 2								FFF
PR3	010E								Period F	Period Register 3								FFF
T2CON	0110	TON	I	TSIDL	I	I	I	I	I	I	TGATE	TCKPS<1:0>	<u>^</u>	T32	I	TCS	I	0000
T3CON	0112	TON	Ι	TSIDL	Ι	Ι	Ι	I	Ι	Ι	TGATE	TCKPS<1:0>	<0:	I	I	TCS	Ι	0000
TMR4	0114								Timer4	Timer4 Register								XXXX
TMR5HLD	0116						ШШ	er5 Holding	Register (foi	r 32-bit timer	Timer5 Holding Register (for 32-bit timer operations only)	nly)						XXXX
TMR5	0118								Timer5	Timer5 Register								XXXX
PR4	011A								Period F	Period Register 4								FFF
PR5	011C								Period F	Period Register 5								FFF
T4CON	011E	TON	Ι	TSIDL	I	Ι	Ι		Ι	Ι	TGATE	TCKPS<1:0>	<0:	Т32	I	TCS	I	0000
T5CON	0120	TON	Ι	TSIDL	Ι	Ι	Ι	I	Ι	Ι	TGATE	TCKPS<1:0>	<0:	I	I	TCS	Ι	0000
Legend:	un = ×	known valu	e on Reset	\mathbf{x} = unknown value on Reset, — = unimplemented, read as	elemented, r		0'. Reset values are shown in hexadecimal.	are shown	in hexadec	simal.								
TABLE 3-6:	3-6:	INPUT	. CAPTI	JRE RE(INPUT CAPTURE REGISTER MAP	MAP												

Ξ

IABLE 3-0:	:0-0		CAPI														•	
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1BUF	0140								Input 1 Ca	Input 1 Capture Register	L							XXXX
IC1CON	0142	Ι	Ι	ICSIDL	Ι	Ι	-	I	I	ICTMR	ICI<1:0>	Ģ	ICOV	ICBNE		ICM<2:0>		0000
IC2BUF	0144								Input 2 Ca	Input 2 Capture Register	-							XXXX
IC2CON	0146	Ι	Ι	ICSIDL	Ι		-	I	I	ICTMR	ICI<1:0>	Ģ	ICOV	ICBNE		ICM<2:0>		0000
IC7BUF	0158								Input 7 Ca	Input 7 Capture Register	L							XXXX
IC7CON	015A	Ι	I	ICSIDL	Ι		-	I	Ι	ICTMR	ICI<1:0>	¢	ICOV	ICBNE		ICM<2:0>		0000
IC8BUF	015C								Input 8Ca	Input 8Capture Register	_							хххх
IC8CON	015E	Ι	Ι	ICSIDL	Ι	Ι	-	I	I	ICTMR	ICI<1:0>	Ģ	ICOV	ICBNE		ICM<2:0>		0000
Legend:	un = ×	known valu	e on Resei	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	olemented,	read as '0'.	Reset valu	es are show	/n in hexade	scimal.								

۵	
₹	
2	
OUTPUT COMPARE REGISTER MAP	
<u>io</u>	
Ö	
2	
щ	
2	
2	
Σ	
8	
Ĕ	
Ž	
Ë	
2	
<u> </u>	
Ň.	
BLE 3-7:	
щ	l
ᇳ	

TABLE 3-7:		OUTPI	JT CON	OUTPUT COMPARE REGISTER	REGIS ⁻	TER MAP	٩											
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1RS	0180							Out	Output Compare 1 Secondary Register	s 1 Seconda	Iry Register							XXXX
OC1R	0182								Output Co	Output Compare 1 Register	gister							XXXX
OC1CON	0184	I		OCSIDL					I	I	-	I	OCFLT	OCTSEL		OCM<2:0>		0000
OCZRS	0186							Out	Output Compare 2 Secondary Register	∋ 2 Seconda	iry Register							XXXX
OC2R	0188								Output Co	Output Compare 2 Register	gister							XXXX
OC2CON	018A	I		OCSIDL				1	I	I	-	I	OCFLT	OCTSEL		OCM<2:0>		0000
OC3RS	018C							Out	Output Compare 3 Secondary Register	e 3 Seconda	iry Register							XXXX
OC3R	018E								Output Co	Output Compare 3 Register	gister							XXXX
OC3CON	0190	Ι		OCSIDL		Ι			1	Ι	-	Ι	OCFLT	OCTSEL		OCM<2:0>		0000
OC4RS	0192							Out	Output Compare 4 Secondary Register	et Seconda	iry Register							XXXX
OC4R	0194								Output Co	Output Compare 4 Register	gister							XXXX
OC4CON	0196	I	Ι	OCSIDL	Ι	Ι	Ι	1	I	Ι	Ι	Ι	OCFLT	OCTSEL		OCM<2:0>		0000
Legend:	× = unki	nown value	s on Reset.	= unimp	olemented.	read as '0'	. Reset val	ues are sho	x = unknown value on Reset. — = unimplemented. read as '0'. Reset values are shown in hexadecimal	decimal.								

12C REGISTER MAP TABLE 3-8:

SFR Name Addr	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
I2C1RCV	0200		I				I						Receive Register	Register				0000
I2C1TRN	0202	Ι	-	Ι	I	-	Ι	Ι					Transmit Register	Register				3300 E.E.
I2C1BRG	0204	Ι	-	Ι	I		Ι	Ι				Baud Rat	Baud Rate Generator Register	⁻ Register				0000
I2C1CON	0206	I2CEN	-	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT ACKEN	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C1STAT	0208	ACKSTAT	TRSTAT	Ι	I	-	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	d	S	R_W	RBF	TBF	0000
I2C1ADD	020A	Ι	-	Ι	I	-	Ι					Address Register	Register					0000
I2C1MSK	020C	-	-	Ι	I	-	Ι					Address Mask Register	sk Register					0000
Legend:	x = unkr	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	n Reset, —	 = unimpler 	mented, read	d as '0'. Re	set values ;	are shown ir	hexadecir	nal.								

UART1 REGISTER MAP TABLE 3-9:

SFR Name Addr	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	ļ	NSIDL	IREN	RTSMD	ļ	UEN1	UEN1 UEN0	WAKE	WAKE LPBACK ABAUD URXINV	ABAUD	URXINV	BRGH	PDSEL<1:0>	-<1:0>	STSEL	0000
U1STA	0222	UTXISEL1 UTXINV UTXISEL0	UTXINV	UTXISEL0		UTXBRK		UTXEN UTXBF TRMT	TRMT		URXISEL<1:0>	ADDEN RIDLE	RIDLE	PERR		FERR OERR	NRXDA	0110
U1TXREG	0224	Ι		Ι		I			UTX8			ń	UART Transmit Register	lit Register				XXXX
U1RXREG	0226	Ι		Ι					URX8			ν	UART Received Register	d Register				0000
U1BRG	0228							Baur	d Rate Ger	Baud Rate Generator Prescaler	aler							0000
Legend:	× = unkı	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	n Reset, —	- = unimplem	tented, reat	d as '0'. Re t	set values	are shown	in hexade	cimal.								

MAP	
REGISTER	
UART2 F	
ABLE 3-10:	

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 14 Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 11 Bit 10 Bit 9 Bit 8 Bit 7	Bit 7	Bit 6	Bit 5	Bit 4 Bit 3 Bit 2	Bit 3	Bit 2	Bit 1 Bit 0	Bit 0	All Resets
U2MODE 0230 UARTEN	0230	UARTEN		USIDL IREN	IREN	RTSMD	I	UEN1	UENO	WAKE	UEN1 UEN0 WAKE LPBACK ABAUD URXINV BRGH	ABAUD	URXINV	BRGH		PDSEL<1:0> STSEL	STSEL	0000
U2STA	0232	0232 UTXISEL1 UTXINV UTXISEL0	UTXINV	UTXISELO	I	UTXBRK	UTXEN	UTXBRK UTXEN UTXBF TRMT		URXISEL<1:0>		ADDEN	ADDEN RIDLE	PERR		OERR	FERR OERR URXDA	0110
UZTXREG	0234				I	I			UTX8			Ú	UART Transmit Register	iit Register				XXXX
UZRXREG	0236				I	I			NRX8				UART Receive Register	e Register				0000
UZBRG	0238							Bau	d Rate Gen	Baud Rate Generator Prescaler	aler							0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 3-11: SPI1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 15 Bit 14 Bit 13 Bit 12	Bit 13	Bit 12	Bit 11	Bit 11 Bit 10 Bit 9 Bit 8	Bit 9		Bit 7 Bit 6 Bit 5	Bit 6	Bit 5	Bit 4	Bit 4 Bit 3 Bit 2	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT 0240 SPIEN	0240	SPIEN	I	SPISIDL	1	I	I	ļ		I	SPIROV	1	I			SPITBF SPIRBF		0000
SPI1CON1 0242	0242	Ι	I	I	DISSCK	DISSDO	DISSDO MODE16 SMP	SMP	CKE	SSEN	CKP MSTEN	MSTEN		SPRE<2:0>		PPRE	PPRE<1:0>	0000
SPI1CON2 0244 FRMEN SPIFSD FRMPOL	0244	FRMEN	SPIFSD	FRMPOL	I						I		I	-	Ι	FRMDLY	I	0000
SPI1BUF 0248	0248							SPI1 Trans	mit and Rec	SP11 Transmit and Receive Buffer Register	Register							0000
≺ Fegend:	× = unkno	wn value o	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	unimpleme	nted, read a	as '0'. Rese	st values are	shown in l	hexadecim	al.								

TABLE 3-12: SPI2 REGISTER MAP

0000							Register	ceive Buffer	SPI2 Transmit and Receive Buffer Register	SPI2 Trans							0268	SPI2BUF
0000	-	FRMDLY	Ι	Ι	I	Ι	Ι	Ι		—	Ι		Ι	FRMPOL	SPIFSD FRMPOL	0264 FRMEN	0264	SPI2CON2
0000	PPRE<1:0>	PPRE		SPRE<2:0>		MSTEN	CKP MSTEN	CKE SSEN	CKE	SMP	DISSDO MODE16 SMP	DISSDO	DISSCK	Ι	Η	Ι	0262	SPI2CON1
0000	SPIRBF	SPITBF SPIRBF	I	I	1	I	SPIROV	I		Ι	I	I	I	SPISIDL	I	0260 SPIEN	0260	SPI2STAT
AII Resets	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 8 Bit 7 Bit 6 Bit 5 Bit 4	Bit 6	Bit 7	Bit 8	Bit 9	Bit 11 Bit 10	Bit 11	Bit 12	Bit 13	Bit 14	Bit 15	SFR Addr	SFR Name

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

IABLE 3-13: AUCT REGISTEK MAP FOR PIC24HJ64GP202/502, PIC24HJ128GP202/502 AND PIC24HJ32GP302	13: /	AUC1 P	KEGISI	EK MA	FOR P	CZ4HJ	64GPZ(12/502,	PICZ4HJ	128GP2	709/202		524HJ3	262302				
File Name	Addr	Bit 15	Bit 15 Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Da	ADC Data Buffer 0								XXXX
AD1CON1	0320	ADON	I	ADSIDL	ADSIDL ADDMABM	I	AD12B	FOR	FORM<1:0>	55	SSRC<2:0>		I	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322		VCFG<2:0>		I	I	CSCNA	CHP	CHPS<1:0>	BUFS	I		SMPI<3:0>	<3:0>		BUFM	ALTS	0000
AD1CON3	0324	ADRC	Ι	I		Ś	SAMC<4:0>						ADCS<7:0>	<7:0>				0000
AD1CHS123	0326	Ι	I	I	I	I	CH123N	CH123NB<1:0>	CH123SB	I	I	I	I	I	CH123N	CH123NA<1:0> CH123SA	CH123SA	0000
AD1CHS0	0328	CHONB	-	I		Ü	CH0SB<4:0>			CHONA	-	Ι		Ċ	CH0SA<4:0>	^		0000
AD1PCFGL	032C	Ι	-	I	PCFG12	PCFG11	PCFG10	PCFG9	Ι	I	-	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSL	0330	Ι	-	I	CSS12	CSS11	CSS10	CSS9	Ι		-	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD1CON4	0332	Ι			Ι						-					DMABL<2:0>	Δ	0000
Legend:	x = unknc	wn value	on Reset,	— = unimp	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	ad as '0'. R	teset value:	s are show	n in hexadec	imal.								

PIC24H 164GP202/502 PIC24H 1128GP202/502 AND PIC24H 132GP302 ADCI DEGISTED 2.12.

ADC1 REGISTER MAP FOR PIC24HJ64GP204/504, PIC24HJ128GP204/504 AND PIC24HJ32GP304 **TABLE 3-14:**

File Name	File Name Addr	Bit 15	Bit 14	Bit 14 Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Da	ADC Data Buffer 0								XXXX
AD1CON1	0320	ADON	I	ADSIDL	ADDMABM	I	AD12B	FORN	FORM<1:0>	0)	SSRC<2:0>		I	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322		VCFG<2:0>	•	I	I	CSCNA	CHPS	CHPS<1:0>	BUFS	I		SMPI<3:0>	<3:0>		BUFM	ALTS	0000
AD1CON3	0324	ADRC	Ι	Ι		Ś	SAMC<4:0>						ADCS<7:0>	<7:0>				0000
AD1CHS123	3 0326	Ι	I	1	I	I	CH123N	CH123NB<1:0>	CH123SB	I	I	I	I	I	CH123N	CH123NA<1:0>	CH123SA	0000
AD1CHS0	0328	CHONB	Ι	Ι		Ċ	CH0SB<4:0>			CHONA	I	I		O	CH0SA<4:0>			0000
AD1PCFGL	- 032C	Ι	Ι	Ι	PCFG12	PCFG11	PCFG11 PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSL	0330	I	Ι	Ι	CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD1CON4	0332	I			I	I					I	I		Ι		DMABL<2:0>	Δ	0000
.	-				•			-	•									

 — = unimplemented, read as '0'. Reset values are shown in hexadecimal. x = unknown value on Reset, Legend:

Fer whenderBrt iBrt i <th< th=""><th>TABLE 3-15:</th><th>-15:</th><th>DMA F</th><th>DMA REGISTER MAP</th><th>ER MA</th><th>٦</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></th<>	TABLE 3-15:	-15:	DMA F	DMA REGISTER MAP	ER MA	٦													
1000CHUJULJULMULIIMODE<10-	File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1		All Resets
Res Formation Form	DMA0CON	0380	CHEN	SIZE	DIR	HALF	NULLW				I	I	AMODE ⁴	<1:0>		I	MODE	<1:0>	0000
10020	DMA0REQ	0382	FORCE	I		I	Ι	I	Ι	I	Ι			Ц	302EL<6:0>				0000
100 </td <td>DMA0STA</td> <td>0384</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>S</td> <td>3TA<15:0></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0000</td>	DMA0STA	0384								S	3TA<15:0>								0000
108 101 <td>DMA0STB</td> <td>0386</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>S</td> <td>3TB<15:0></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0000</td>	DMA0STB	0386								S	3TB<15:0>								0000
10 10 1	DMA0PAD	0388								<u>а</u>	AD<15:0>								0000
10	DMA0CNT	038A	I	I	I	I	I						CNT⇔	9:0>					0000
Index Index <th< td=""><td></td><td>038C</td><td>CHEN</td><td>SIZE</td><td>DIR</td><td>HALF</td><td>NULLW</td><td> </td><td>I</td><td> </td><td>Ι</td><td>I</td><td>AMODE⁴</td><td><1:0></td><td> </td><td>I</td><td>MODE</td><td><1:0></td><td>0000</td></th<>		038C	CHEN	SIZE	DIR	HALF	NULLW		I		Ι	I	AMODE ⁴	<1:0>		I	MODE	<1:0>	0000
1000StatisticalStatisticalStatistical1012 <t< td=""><td>DMA1REQ</td><td></td><td>FORCE</td><td>I</td><td> </td><td>I</td><td>Ι</td><td>I</td><td>Ι</td><td>I</td><td>Ι</td><td></td><td></td><td>Ц</td><td>302EL<6:0></td><td></td><td></td><td></td><td>0000</td></t<>	DMA1REQ		FORCE	I		I	Ι	I	Ι	I	Ι			Ц	302EL<6:0>				0000
Intro International Colspan="6">Intro International Colspan="6">International Colspan="6"International Colspan="6">International Colspan="6"International Colspan="6">International Colspan="6"International Colspan="6">International Colspan="6"International Colspan="6">International Colspan="6"International Colspan="6"International Colspan="6">International Colspan="6"International Colspan="6"Internati	DMA1STA	0390								S	3TA<15:0>								0000
00a00a000	DMA1STB	0392								S	3TB<15:0>								0000
10010	DMA1PAD	0394								<u>م</u>	AD<15:0>								0000
1000HILNULUKIIIIMODEIII <th< td=""><td>DMA1CNT</td><td>0396</td><td>I</td><td>I</td><td> </td><td>I</td><td>I</td><td>I</td><td></td><td></td><td></td><td></td><td>CNT⇔</td><td>-0:6</td><td></td><td></td><td></td><td></td><td>0000</td></th<>	DMA1CNT	0396	I	I		I	I	I					CNT⇔	-0:6					0000
030FORCE111II <td>DMA2CON</td> <td>0398</td> <td>CHEN</td> <td>SIZE</td> <td>DIR</td> <td>HALF</td> <td>NULLW</td> <td> </td> <td>I</td> <td> </td> <td>Ι</td> <td>I</td> <td>AMODE⁴</td> <td><1:0></td> <td> </td> <td>I</td> <td>MODE</td> <td><1:0></td> <td>0000</td>	DMA2CON	0398	CHEN	SIZE	DIR	HALF	NULLW		I		Ι	I	AMODE ⁴	<1:0>		I	MODE	<1:0>	0000
000STAT61600020StateSTAT61600020StateSTAT61500020StateState <td>DMA2REQ</td> <td>039A</td> <td>FORCE</td> <td> </td> <td> </td> <td>I</td> <td>I</td> <td> </td> <td>1</td> <td>I</td> <td>Ι</td> <td></td> <td></td> <td>Ë</td> <td>(0:9>T3SD)</td> <td></td> <td></td> <td></td> <td>0000</td>	DMA2REQ	039A	FORCE			I	I		1	I	Ι			Ë	(0:9>T3SD)				0000
0066DisplicationalStraticityStraticity0207vvvvv0208vvvvvv0209vvvvvv </td <td>DMA2STA</td> <td>039C</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>S</td> <td>3TA<15:0></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0000</td>	DMA2STA	039C								S	3TA<15:0>								0000
03000310320330	DMA2STB	039E								S	3TB<15:0>								0000
10ad10	DMA2PAD	03A0								С.	AD<15:0>								0000
1034CHUSIZEDIRHALENULLWII </td <td>DMA2CNT</td> <td>03A2</td> <td>I</td> <td>I</td> <td>I</td> <td>I</td> <td>I</td> <td> </td> <td></td> <td></td> <td></td> <td></td> <td>CNT⇔</td> <td>9:0></td> <td></td> <td></td> <td></td> <td></td> <td>0000</td>	DMA2CNT	03A2	I	I	I	I	I						CNT⇔	9:0>					0000
0306FORCEIII </td <td>DMA3CON</td> <td>03A4</td> <td>CHEN</td> <td>SIZE</td> <td>DIR</td> <td>HALF</td> <td>NULLW</td> <td> </td> <td> </td> <td> </td> <td>Ι</td> <td> </td> <td>AMODE</td> <td><1:0></td> <td> </td> <td>Ι</td> <td>MODE</td> <td><1:0></td> <td>0000</td>	DMA3CON	03A4	CHEN	SIZE	DIR	HALF	NULLW				Ι		AMODE	<1:0>		Ι	MODE	<1:0>	0000
0308STATS:0003ASTATS:0103ASTATS:0203ASTATS:0203BST03BSTATS03BSTATS03BST<	DMA3REQ		FORCE	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι			ΙĿ	<0:9>13SD1				0000
03AbSTB-15.003AC03A	DMA3STA	03A8								S	3TA<15:0>								0000
0ad 0ad <td>DMA3STB</td> <td>03AA</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>S</td> <td>3TB<15:0></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0000</td>	DMA3STB	03AA								S	3TB<15:0>								0000
036 <td>DMA3PAD</td> <td>03AC</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Π.</td> <td>AD<15:0></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0000</td>	DMA3PAD	03AC								Π.	AD<15:0>								0000
0 300CHUNILUULUUU <th< td=""><td>DMA3CNT</td><td>03AE</td><td>I</td><td>Ι</td><td>Ι</td><td>Ι</td><td>Ι</td><td>I</td><td></td><td></td><td></td><td></td><td>CNT≪</td><td>-0:6</td><td></td><td></td><td></td><td></td><td>0000</td></th<>	DMA3CNT	03AE	I	Ι	Ι	Ι	Ι	I					CNT≪	-0:6					0000
03B2 FORCE - - - - IRQSEL-6:0- 03B4 - - - - - - - IRQSEL-6:0- 03B4 -	DMA4CON	03B0	CHEN	SIZE	DIR	HALF	NULLW		Ι		Ι		AMODE	<1:0>		Ι	MODE	<1:0>	0000
0384 STA-15:0> 0386 STA 038 U 039 U 038 U 039 U 038 U 039 U 038 U 039 U 039 U 039 U 030 U 031 U 032 U 033 U U U	DMA4REQ	03B2	FORCE	Ι	Ι	Ι	Ι		Ι		Ι			ΙF	302EL<6:0>				0000
036 STB<15:0 038 - <t< td=""><td>DMA4STA</td><td>03B4</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>S</td><td>3TA<15:0></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0000</td></t<>	DMA4STA	03B4								S	3TA<15:0>								0000
038	DMA4STB	03B6								S	3TB<15:0>								0000
03BA - - - - - - - - CNT<9:0- 03BC CHN SIZE DIR HALF NULUW - - AMODE<1:0-	DMA4PAD	03B8								Ε.	AD<15:0>								0000
I 03BC CHEN SIZE DIR HALF NULLW - - - AMODE<1:0> - <th< td=""><td></td><td>03BA</td><td>I</td><td>I</td><td>Ι</td><td>Ι</td><td>Ι</td><td>Ι</td><td></td><td></td><td></td><td></td><td>CNT≪</td><td>9:0></td><td></td><td></td><td></td><td></td><td>0000</td></th<>		03BA	I	I	Ι	Ι	Ι	Ι					CNT≪	9:0>					0000
03BE FORCE - - - - - IRQSEL<6:0> 03C0 STA<15:0> STA<15:0> STB<15:0>		03BC	CHEN	SIZE	DIR	HALF	NULLW	I	I	I	I	I	AMODE	<1:0>	I	I	MODE	<1:0>	0000
03C0 STA<15:0> 03C2 STB<15:0>			FORCE			I	Ι							ΙF	SQSEL<6:0>				0000
03C2 STB<15:0>		03C0								S	3TA<15:0>								0000
	DMA5STB	03C2								S	3TB<15:0>								0000
	I																		

-

TABLE 3-15 :	-15:	DMA F	REGIST	ER MA	P (CON	DMA REGISTER MAP (CONTINUED)	(
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 R	All Resets
DMA5PAD	03C4								ΡA	PAD<15:0>								0000
DMA5CNT	03C6				I	Ι	I					CNT<9:0>	<0:6:					0000
DMA6CON	03C8	CHEN	SIZE	DIR	HALF	NULLW	I	I	I	Ι	Ι	AMODE<1:0>	<1:0>	I	I	MODE<1:0>		0000
DMA6REQ	03CA	FORCE	I		I	Ι	I	I	I	Ι			÷	IRQSEL<6:0>				0000
DMA6STA	03CC								ST	STA<15:0>							-	0000
DMA6STB	03CE								ST	STB<15:0>								0000
DMA6PAD	03D0								PA	PAD<15:0>							-	0000
DMA6CNT	03D2	I	I	I	I	I	I					CNT<9:0>	<0:6>					0000
DMA7CON	03D4	CHEN	SIZE	DIR	HALF	NULLW	I	I	I	Ι	I	AMODE<1:0>	<1:0>	I	I	MODE<1:0>		0000
DMA7REQ	03D6	FORCE	I		I	Ι	I	I	I	Ι			÷	RQSEL<6:0>				0000
DMA7STA	03D8								ST	STA<15:0>								0000
DMA7STB	03DA								ST	STB<15:0>								0000
DMA7PAD	03DC								PA	PAD<15:0>							0	0000
DMA7CNT	03DE			Ι	I	I	I					CNT<9:0>	<0:6>				0	0000
DMACS0	03E0	PWCOL7	PWCOL6	PWCOL5	PWCOL4	PWCOL3	PWCOL2 PWCOL1	PWCOL1	PWCOL0	XWCOL7	XWCOL6	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1 X	XWCOL0	0000
DMACS1	03E2				I		LSTCH<3:0>	<3:0>		PPST7	91Sdd	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0	0000
DSADR	03E4								DSA	DSADR<15:0>								0000
Legend:	un = -	implement	ed, read as	t '0'. Reset	= unimplemented, read as '0'. Reset values are shown in h	shown in he	exadecimal.											

NTINIED Ć ۵ ۵ Ē

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, AND PIC24HJ128GPX02/X04

TABLE 3-16 :		ECAN1	ECAN1 REGISTER MAP WHEN C1	ER MA	o WHEN	I C1CTF	RL1.WIN	= 0 O R	1 (FOF	CTRL1.WIN = 0 OR 1 (FOR PIC24HJ128GP502/504 AND PIC24HJ64GP502/504)	HJ128GF	202/50	14 AND	PIC24H,	J64GP5	02/504)		
File Name	Addr	r Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1CTRL1	0400		Ι	CSIDL	ABAT	CANCKS		REQOP<2:0>	< <u>C</u>	0	OPMODE<2:0>	< 6		CANCAP	Ι	I	NIM	0480
C1CTRL2	0402		Ι	1	I	I	I		I	I	Ι	I			DNCNT<4:0>	• •		0000
C1VEC	0404		I	1			FILHIT<4:0>	^		I				ICODE<6:0>	4			0000
C1FCTRL	0406		DMABS<2:0>	A	Ι	Ι	I	Ι	Ι	Ι	Ι	Ι			FSA<4:0>			0000
C1FIFO	0408		I			FBF	FBP<5:0>			I				FNRE	FNRB<5:0>			0000
C1INTF	040A		1	TXBO	TXBP	RXBP	TXWAR	RXWAR	EWARN	IVRIF	WAKIF	ERRIF	I	FIFOIF	RBOVIF	RBIF	TBIF	0000
C1INTE	040C		I	1	I	I	I	1	I	IVRIE	WAKIE	ERRIE	I	FIFOIE	RBOVIE	RBIE	TBIE	0000
C1EC	040E				TERRC	TERRCNT<7:0>							RERRCNT<7:0>	JT<7:0>				0000
C1CFG1	0410		Ι	I	I	I	I		I	Mrs	SJW<1:0>			BRP	BRP<5:0>			0000
C1CFG2	0412		WAKFIL	1	I	I		SEG2PH<2:0>	-0	SEG2PHTS	S SAM		SEG1PH<2:0>	5:0>	۵.	PRSEG<2:0>	^	0000
C1FEN1	0414	FLTEN15	FLTEN14	FLTEN13	FLTEN12	ELTEN11	FLTEN10	ELTEN9	FLTEN8	FLTEN7	FLTEN6	ELTEN5	5 FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTENO	FFF
C1FMSKSEL1	1 0418		F7MSK<1:0>	F6MS	F6MSK<1:0>	F5M	F5MSK<1:0>	F4M5	F4MSK<1:0>	F3MS	F3MSK<1:0>	F2M6	F2MSK<1:0>	F1MS	F1MSK<1:0>	F0MSK<1:0>	<<1:0>	0000
C1FMSKSEL2	2 041A		F15MSK<1:0>	F14M	F14MSK<1:0>	F13N	F13MSK<1:0>	F12M.	F12MSK<1:0>	F11M5	F11MSK<1:0>	F10M	F10MSK<1:0>	F9MS	F9MSK<1:0>	F8MSh	F8MSK<1:0>	0000
Legend:	— = unii	nplemented	 — = unimplemented, read as '0'. Reset values are shown in hexadecimal. 	. Reset valt	ues are sho	wn in hexac	tecimal.											
TABLE 3-17 :		ECAN1	ECAN1 REGISTER MAP WHEN C1	ER MA	> WHEN		RL1.WIN	Ξ 0 =	OR PIC	CTRL1.WIN = 0 (FOR PIC24HJ128GP502/504 AND PIC24HJ64GP502/504)	GP502/{	504 ANI	D PIC24	HJ64GF	202/50،	4)		
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0400- 041E							See	definition	See definition when WIN = x	×							
C1RXFUL1	0420	RXFUL15	RXFUL15 RXFUL14 RXFUL13 RXFUL12	3XFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8	RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0	0000
C1RXFUL2	0422	RXFUL31	RXFUL30 F	RXFUL29	RXFUL28	RXFUL27	RXFUL26	RXFUL25	RXFUL24	RXFUL23	RXFUL22 F	RXFUL21	RXFUL20	RXFUL19	RXFUL18	RXFUL17	RXFUL16	0000
C1RXOVF1	0428	RXOVF15	0428 RXOVF15 RXOVF14 RXOVF13 RXOVF12 RXOVF11 RXOVF10 RXOVF9	3XOVF13	RXOVF12	RXOVF11	RXOVF10		RXOVF8	RXOVF7	RXOVF6 F	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, AND PIC24HJ128GPX02/X04

0000

RTREN2 RTREN4 RTREN6

TXREQ6

TXERR6

TXERR4

TXABT0 TXABT2 TXABT4

TXABT6

TXEN4 TXEN6

RTREN7

TXERR5

TXLARB5 TXLARB7

TXABT5 TXABT7

TXERR7

Received Data Word Transmit Data Word

RTREN0

TXREQ0 TXREQ2 TXREQ4

TXERR0 TXERR2

TXLARB0 TXLARB2 TXLARB4 TXLARB6

TXEN0 TXEN2

TX1PRI<1:0> TX3PRI<1:0> TX5PRI<1:0> TX7PRI<1:0>

RTREN1

RTREN3 RTREN5 XXXX

XXXX

0000

0000

RXOVF17 RXOVF16 TX0PRI<1:0> TX2PRI<1:0> TX4PRI<1:0> TX4PRI<1:0> TX6PRI<1:0>

RXOVF18

RXOVF19

RXOVF20

RXOVF22 RXOVF21

RXOVF25 RXOVF24 RXOVF23

RXOVF26

RXOVF27 TXREQ1 TXREQ3 TXREQ5 TXREQ7

RXOVF28

RXOVF29

RXOVF30 TXABT1 TXABT3

RXOVF31 TXEN1 TXEN3 TXEN5 TXEN5

042A 0430 0432 0434 0436 0440

C1RXOVF2

TXERR1 TXERR3

TXLARB1 TXLARB3

C1TR01CON C1TR23CON

C1TR45CON C1TR67CON

C1RXD C1TXD

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
	0400- 041E								See definit	See definition when WIN = x	XIN = X							
C1BUFPNT1	0420		F3BP<3:0>	<3:0>			F2BP<3:0>	<3:0>			F1BP	F1BP<3:0>			F0BP<3:0>	<3:0>		0000
C1BUFPNT2	0422		F7BP<3:0>	<3:0>			F6BP<3:0>	<3:0>			F5BP	F5BP<3:0>			F4BP<3:0>	<3:0>		0000
C1BUFPNT3	0424		F11BP<3:0>	<3:0>			F10BP<3:0>	<3:0>			F9BP	F9BP<3:0>			F8BP<3:0>	<3:0>		0000
C1BUFPNT4	0426		F15BP<3:0>	<3:0>			F14BP<3:0>	<3:0>			F13BF	F13BP<3:0>			F12BP<3:0>	<3:0>		0000
C1RXM0SID	0430				SID<10:3>	10:3>					SID<2:0>		I	MIDE	I	EID<1	EID<17:16>	XXXX
C1RXM0EID	0432				EID<15:8>	15:8>							EID<7:0>	7:0>				XXXX
C1RXM1SID	0434				SID<10:3>	10:3>					SID<2:0>		1	MIDE		EID<1	EID<17:16>	XXXX
C1RXM1EID	0436				EID<15:8>	5:8>							EID<7:0>	7:0>				XXXX
C1RXM2SID	0438				SID<10:3>	0:3>					SID<2:0>		I	MIDE	I	EID<1	EID<17:16>	XXXX
C1RXM2EID	043A				EID<15:8>	15:8>							EID<7:0>	7:0>				XXXX
C1RXF0SID	0440				SID<10:3>	10:3>					SID<2:0>		I	EXIDE	I	EID<17:16>	7:16>	XXXX
C1RXF0EID	0442				EID<15:8>	15:8>							EID<7:0>	7:0>				XXXX
C1RXF1SID	0444				SID<10:3>	10:3>					SID<2:0>		I	EXIDE		EID<17:16>	7:16>	XXXX
C1RXF1EID	0446				EID<15:8>	15:8>							EID<7:0>	7:0>				XXXX
C1RXF2SID	0448				SID<10:3>	10:3>					SID<2:0>		I	EXIDE		EID<1	EID<17:16>	XXXX
C1RXF2EID	044A				EID<15:8>	5:8>							EID<7:0>	7:0>				XXXX
C1RXF3SID	044C				SID<10:3>	10:3>					SID<2:0>		I	EXIDE	I	EID<1	EID<17:16>	XXXX
C1RXF3EID	044E				EID<15:8>	15:8>							EID<7:0>	7:0>				XXXX
C1RXF4SID	0450				SID<10:3>	10:3>					SID<2:0>		I	EXIDE		EID<1	EID<17:16>	XXXX
C1RXF4EID	0452				EID<15:8>	15:8>							EID<7:0>	7:0>				XXXX
C1RXF5SID	0454				SID<10:3>	10:3>					SID<2:0>		Ι	EXIDE	Ι	EID<17:16>	7:16>	XXXX
C1RXF5EID	0456				EID<15:8>	15:8>							EID<7:0>	7:0>				XXXX
C1RXF6SID	0458				SID<10:3>	10:3>					SID<2:0>		Ι	EXIDE		EID<1	EID<17:16>	XXXX
C1RXF6EID	045A				EID<15:8>	5:8>							EID<7:0>	7:0>				XXXX
C1RXF7SID	045C				SID<10:3>	10:3>					SID<2:0>		Ι	EXIDE	Ι	EID<1	EID<17:16>	XXXX
C1RXF7EID	045E				EID<15:8>	15:8>							EID<7:0>	7:0>				XXXX
C1RXF8SID	0460				SID<10:3>	10:3>					SID<2:0>		Ι	EXIDE		EID<1	EID<17:16>	XXXX
C1RXF8EID	0462				EID<15:8>	15:8>							EID<7:0>	7:0>				XXXX
C1RXF9SID	0464				SID<10:3>	10:3>					SID<2:0>		Ι	EXIDE	Ι	EID<1	EID<17:16>	XXXX
C1RXF9EID	0466				EID<15:8>	15:8>							EID<7:0>	7:0>				XXXX
C1RXF10SID	0468				SID<10:3>	10:3>					SID<2:0>		Ι	EXIDE		EID<17:16>	7:16>	XXXX
						EID<15.8>								2·U>				25.25.25.25

-

TABLE 3-18: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 1 (FOR PIC24HJ128GP502/504 AND PIC24HJ64GP502/504) (CONTINUED)	8: E	CAN1 F	REGIST	ER MA	P WHE	N C1C1	RL1.W	IN = 1	(FOR PI	C24HJ1	28GP50	2/504 AN	ND PIC2	4HJ64G	P502/50	14) (CON	ITINUE	()
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1RXF11SID	046C				SID<	SID<10:3>					SID<2:0>		I	EXIDE	1	EID<17:16>	7:16>	XXXX
C1RXF11EID	046E				EID<	EID<15:8>							EID<7:0>	<0:				XXXX
C1RXF12SID	0470				SID<	SID<10:3>					SID<2:0>			EXIDE	I	EID<17:16>	7:16>	XXXX
C1RXF12EID	0472				EID<	EID<15:8>							EID<7:0>	<0;				XXXX
C1RXF13SID	0474				SID<	SID<10:3>					SID<2:0>		I	EXIDE	I	EID<17:16>	7:16>	XXXX
C1RXF13EID	0476				EID<	EID<15:8>							EID<7:0>	<0:				XXXX
C1RXF14SID	0478				SID<	SID<10:3>					SID<2:0>		I	EXIDE	I	EID<17:16>	7:16>	XXXX
C1RXF14EID	047A				EID<	EID<15:8>							EID<7:0>	<0;				XXXX
C1RXF15SID	047C				SID<	SID<10:3>					SID<2:0>			EXIDE	I	EID<17:16>	7:16>	XXXX
C1RXF15EID	047E				EID<	EID<15:8>							EID<7:0>	<0;				XXXX
		no enlev n	Dacat		nented rec	ם,∪, ac pe	ander value	e are chow	\sim = unknown value on Decet $=$ = unimplemented read as '0'. Decet values are chown in havadecimal	Icmine								

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

PERIPHERAL PIN SELECT INPUT REGISTER MAP TABLE 3-19:

IADLE 3-13.	-13.																	
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPINRO	0680	Ι	Ι	I			INT1R<4:0>			I	I	Ι	I	Ι	1	I	Ι	1 F 0 0
RPINR1	0682	Ι	Ι		Ι	I	Ι	I	Ι		Ι				INT2R<4:0>			0 0 1 F
RPINR3	0686	Ι	Ι	Ι			T3CKR<4:0>			-	Ι	Ι		-	T2CKR<4:0>			1 F 1 F
RPINR4	0688	Ι	Ι				T5CKR<4:0>				Ι			-	T4CKR<4:0>			1 F 1 F
RPINR7	068E	Ι	Ι	Ι			IC2R<4:0>			-	Ι	Ι			IC1R<4:0>			1 F 1 F
RPINR10	0694	Ι	Ι				IC8R<4:0>				Ι				IC7R<4:0>			1 F 1 F
RPINR11	0690	Ι	Ι		I	I	Ι	I	-		Ι			0	OCFAR<4:0>	^		001F
RPINR18	06A4	Ι	Ι	Ι		1	U1CTSR<4:0>			Ι	Ι	Ι		ר	U1RXR<4:0>	•		1 F 1 F
RPINR19	06A6	Ι	Ι			1	U2CTSR<4:0>			Ι	I	I		ר	U2RXR<4:0>	~		1 F 1 F
RPINR20	06A8	Ι	Ι				SCK1R<4:0>				I				SDI1R<4:0>			1 F 1 F
RPINR21	06AA	Ι	Ι		I				-		I				SS1R<4:0>			001F
RPINR22	06AC	Ι	Ι	Ι			SCK2R<4:0>			Ι	I	Ι			SDI2R<4:0>			1 F 1 F
RPINR23	06AE	Ι	Ι		I				Ι		Ι				SS2R<4:0>			001F
RPINR26 ⁽¹⁾	06B4	I	I	I	I	I	I	I	-	I	I	I		0	C1RXR<4:0>			001F
Legend: Note 1:	x = unk This re(nown va gister is	alue on F present 1	teset, — for PIC24	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in he This register is present for PIC24HJ128GP502/504 and PIC24HJ64GP502/504 devices only.	ed, read as 'C 04 and PIC2	 Reset values are shown in hexadecimal 24HJ64GP502/504 devices only. 	s are shown i 504 devices c	n hexadecimal only.									

PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR PIC24HJ128GP202/502, PIC24HJ64GP202/502 AND PIC24HJ32GP302 **TABLE 3-20:**

														ļ	ļ			
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	06C0	1					RP1R<4:0>					I			RP0R<4:0>			0000
RPOR1	06C2	I					RP3R<4:0>			I	I	I		Ľ	RP2R<4:0>			0000
RPOR2	06C4	I	Ι	Ι			RP5R<4:0>			I	Ι	I		Ľ	RP4R<4:0>			0000
RPOR3	0606	I	Ι	-			RP7R<4:0>			I	Ι	I		Ľ	RP6R<4:0>			0000
RPOR4	06C8	I					RP9R<4:0>			I	I	I		Ľ	RP8R<4:0>			0000
RPOR5	06CA	I	Ι	Ι			RP11R<4:0>			I	Ι	I		Ā	RP10R<4:0>			0000
RPOR6	06CC	I	Ι	-			RP13R<4:0>			Ι	Ι	I		Ā	RP12R<4:0>			0000
RPOR7	06CE	I				_	RP15R<4:0>			I	I	I		Ā	RP14R<4:0>			0000
Legend:	x = unk	nown value	on Reset,	= unimp	lemented, r	ead as '0'. F	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	ire shown in	hexadecim	al.								

PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR PIC24HJ128GP204/504, PIC24HJ64GP204/504 AND **TABLE 3-21**:

		PIC24	PIC24HJ32GP304	304														
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	0000	I	ļ	I			RP1R<4:0>			I	I	I			RP0R<4:0>			0000
RPOR1	06C2	Ι	I	-			RP3R<4:0>			I	I	Ι		Ľ.	RP2R<4:0>			0000
RPOR2	06C4	I	I	I			RP5R<4:0>			I	I	I		Ľ	RP4R<4:0>			0000
RPOR3	0606		I	-			RP7R<4:0>			Ι	I	I		Ľ.	RP6R<4:0>			0000
RPOR4	06C8		Ι	-			RP9R<4:0>			Ι	I			Ľ.	RP8R<4:0>			0000
RPOR5	06CA			-			RP11R<4:0>			Ι	I	I		R	RP10R<4:0>			0000
RPOR6	06CC		I	-			RP13R<4:0>			Ι	I	I		R	RP12R<4:0>			0000
RPOR7	06CE		Ι	-			RP15R<4:0>			Ι	I			R	RP14R<4:0>			0000
RPOR8	06D0	l		-			RP17R<4:0>							R	RP16R<4:0>			0000
RPOR9	06D2	Ι	Ι	-			RP19R<4:0>			Ι	I	I		R	RP18R<4:0>			0000
RPOR10	06D4		I	-			RP21R<4:0>			Ι	I	I		R	RP20R<4:0>			0000
RPOR11	06D6		Ι	-			RP23R<4:0>			Ι	I			R	RP22R<4:0>			0000
RPOR12	06D8		Ι	-			RP25R<4:0>			Ι	I	I		R	RP24R<4:0>			0000
Legend:	x = unk	nown value	on Reset,	— = unimp	\mathbf{x} = unknown value on Reset, — = unimplemented, read as '0'.	ead as '0'. F	Reset values are shown in hexadecimal	are shown in	l hexadecim	al.								

PARALLEL MASTER/SLAVE PORT REGISTER MAP FOR PIC24HPIC24HJ128GP202/502, PIC24HJ64GP202/502 AND PIC24HJ32GP302 **TABLE 3-22:**

				24														
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMCON	0090	PMPEN		PSIDL	ADRMU	ADRMUX<1:0>	PTBEEN	PTWREN	PTRDEN	CSF1	CSF0	ALP	I	CS1P	BEP	WRSP	RDSP	0000
PMMODE	0602	BUSY	IRQM<1:0>	l<1:0>	INCM	INCM<1:0>	MODE16	MODE<1:0>	<1:0>	WAITB<1:0>	3<1:0>		WAITM<3:0>	l<3:0>		WAITE<1:0>	<1:0>	0000
PMADDR	1000	ADDR15	CS1							ADDR<13:0>	13:0>							0000
PMDOUT1	1000						ď	Parallel Port Data Out Register 1 (Buffers 0 and 1)	ata Out Rec	tister 1 (Buff.	ers 0 and 1)							0000
PMDOUT2	0606						ď	Parallel Port Data Out Register 2 (Buffers 2 and 3)	ata Out Rec	tister 2 (Buff	ers 2 and 3)							0000
PMDIN1	0608						-	Parallel Port Data In Register 1 (Buffers 0 and 1)	Data In Regi	ster 1 (Buffe	irs 0 and 1)							0000
PMPDIN2	060A						-	Parallel Port Data In Register 2 (Buffers 2 and 3)	Data In Regi	ster 2 (Buffe	irs 2 and 3)							0000
PMAEN	060C	Ι	PTEN14	Ι	Ι	Ι	Ι	Ι	Ι	Ι	I	Ι	Ι	Ι		PTEN<1:0>	<1:0>	0000
PMSTAT	060E	IBF	IBOV	Ι	Ι	IB3F	IB2F	IB1F	IB0F	OBE	OBUF	Ι	Ι	OB3E	OB2E	OB1E	OBOE	0000
Legend:	— = unir	nplemented	, read as '0'	. Reset valı		wn in hexadecimal.	ecimal.											

TABLE 3-23: PARALLEL MASTER/SLAVE PORT REGISTER MAP FOR PIC24HJ128GP204/504, PIC24HJ64GP204/504 AND PIC24HJ32GP304	t 0 All Resets	SP 0000	0000	0000	0000	0000	0000	0000	0000	OB0E 0000	
PIC24H	Bit 1 Bit 0	WRSP RDSP	WAITE<1:0>							OB1E OB	
/504 AND	Bit 2	BEP V								OB2E 0	
34GP204	Bit 3	CS1P	WAITM<3:0>							OB3E	
IC24HJ6	Bit 4	I	WAITN						4	Ι	
4/504, F	Bit 5	ALP			(()			PTEN<10:0>	Ι	
28GP20	Bit 6	CSF0	WAITB<1:0>	ADDR<13:0>	Parallel Port Data Out Register 1 (Buffers 0 and 1)	Parallel Port Data Out Register 2 (Buffers 2 and 3)	Parallel Port Data In Register 1 (Buffers 0 and 1)	Parallel Port Data In Register 2 (Buffers 2 and 3)		OBUF	
24HJ1	Bit 7	CSF1	MAIT	ADDR	egister 1 (Bu	egister 2 (Bu	gister 1 (Buf	gister 2 (Buf		OBE	
FOR PIC	Bit 8	PTWREN PTRDEN	MODE<1:0>		Data Out Re	Data Out Re	t Data In Re	t Data In Re		IB0F	
RAP I	Bit 9	PTWREN			Parallel Port	Parallel Port	Parallel Port	Parallel Port		IB1F	
GISTE	Bit 10	PTBEEN	MODE16		ш	ш				IB2F	
ORT RE	Bit 11	-X<1:0	INCM<1:0>						Ι	IB3F	located at any
SLAVE F	Bit 12	ADRMUX<1	INCV						I	I	odo oro obi
STER/	Bit 13	PSIDL	IRQM<1:0>						I	I	, Docot vo
LEL MA	Bit 14	1	IRQN	CS1					PTEN14	IBOV	, se peur
PARAL	Bit 15	PMPEN	BUSY	ADDR15					Ι	IBF	i amoda are souled to a $0, 3$ are been betaened and $-$
-23:	Addr	0090	0602	1000	1000	0090	0608	060A	060C	060E	- iai
TABLE 3-	File Name	PMCON	PMMODE	PMADDR	PMDOUT1	PMDOUT2	PMDIN1	PMPDIN2	PMAEN	PMSTAT	locood.

₽Ъ
ž
TER
SIS
REC
A R
ð
Ē
A C
Q
A S
CLOCK AN
0
L-TIME
REAL
3-24:
BLE
IA

File Name Addr Bit 15 Bit 14	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 11 Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 5 Bit 4 Bit 3 Bit 2 Bit 1	Bit 2	Bit 0	All Resets
ALRMVAL	0620						Alarn	ר Value Regist	Alarm Value Register Window based on APTR<1:0>	sed on APT	R<1:0>						XXXX
ALCFGRPT 0622 ALRMEN CHIME	0622	ALRMEN	CHIME		AMASK<3:0>	<3:0>		ALRMPTR<1:0>	TR<1:0>				ARPT<7:-0>	<7:-0>			0000
RTCVAL	0624						RTCC	Value Registe	RTCC Value Register Window based on RTCPTR<1:0>	ed on RTCF	PTR<1:0>						XXXX
RCFGCAL 0626 RTCEN	0626	RTCEN	Ι	RTCWREN RTCSYNC HAI	RTCSYNC	HALFSEC	LFSEC RTCOE	RTCPTR<1:0>	R<1:0>				CAL<7:0>	<0:2:			0000
Legend:	x = unkn	iown value (n Reset, –	\mathbf{x} = unknown value on Reset, — = unimplemented, read as	iented, read ¿	as '0'. Rese	t values are	'0'. Reset values are shown in hexadecimal.	adecimal.								

CRC REGISTER MAP TABLE 3-25:

													-		-		-	•
0000								IIt Register	CRC Result Register								0646	CRCWDAT 0646
0000								Iput Register	CRC Data Input Register								0644	CRCDAT 0644
0000								X<15:0>	X<1!								0642	CRCXOR 0642
0000		<3:0>	PLEN<3:0>		CRCGO	I	CRCFUL CRCMPT	CRCFUL		^	VWORD<4:0>	~		CSIDL	I	I	0640	CRCCON 0640
All Resets	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7	Bit 8	Bit 9	Bit 10	Bit 11	Bit 12	Bit 13	Bit 14	Bit 15	Addr	File Name Addr Bit 15 Bit 14 Bit 13 Bit 12

 — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

DUAL COMPARATOR REGISTER MAP **TABLE 3-26:**

0 All Resets	0000 S(0000	
Bit 0	G1PC		
Bit 1	C1NEG	CVR<3:0>	
Bit 2	C2POS	CVF	
Bit 3	C2NEG		
Bit 4	C1INV	CVRSS	
Bit 5	C2INV	CVRR	
Bit 6 B	CIOUT	CVREN CVROE CVRR CVRSS	
Bit 7	C2OUT	CVREN	
Bit 8	CTEN C20UTEN C10UTEN C20UT C10UT C2INV C1INV C2NEG C2POS C1NEG C1POS 0000	Ι	
Bit 9	C2OUTEN	I	
Bit 10	C1EN	-	hexadecimal.
Bit 11	C2EN	-	.⊑
Bit 12	C2EVT C1EVT	I	alues are sh
Addr Bit 15 Bit 14 Bit 13 Bit 12	C2EVT	—	
Bit 14	I	—	d, read as '
Bit 15	CMIDL	Ι	nplementer
Addr	0630	0632	— = unir
File Name	CMCON	CVRCON	Legend:

PORTA REGISTER MAP FOR PIC24HJ128GP202/502, PIC24HJ64GP202/502 AND PIC24HJ32GP302 **TABLE 3-27**:

	All Resets	079F	XXXX	XXXX	XXXX	
	Bit 0		RAO	LATA0	ODCA0	
	Bit 1	TRISA1	RA1	LATA1	ODCA1 ODCA0	
	Bit 2	TRISA2	RA2	LATA2	ODCA2	
	Bit 3	TRISA4 TRISA3 TRISA2 TRISA1 TRISA0	RA3	LATA4 LATA3	ODCA3	
	Bit 4	TRISA4	RA4	LATA4	ODCA4 ODCA3	
	Bit 5	1	Ι	Ι	Ι	
	Bit 6	1	I	Ι	I	
	Bit 7	I	I		Ι	
	Bit 8	I	I	Ι	I	
(i)) i) i	Bit 9	I	I	Ι	I	
	Bit 10	I	I	Ι	I	
	Bit 11	I	Ι	Ι	Ι	
;)	Bit 12	I	Ι	Ι	Ι	
	Bit 13	I		Ι	I	
) .)	Bit 14	I	Ι			
	Bit 15	I		-	-	
	Addr	02C0	02C2	02C4	02C6	
	File Name Addr Bit 15 Bit 14	TRISA	PORTA	LATA	ODCA	,

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

TABLE 3-28:	-28:	PORT	A REG	STER M	PORTA REGISTER MAP FOR	PIC24H.	J128GP.	204/504	, PIC24	HJ64GI	D204/50	24HJ128GP204/504, PIC24HJ64GP204/504 AND PIC24HJ32GP304	IC24HJ	32GP30	4			
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0	Ι	1	Ι	1	1	TRISA10	TRISA9	TRISA8	TRISA7	1	Ι	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	079F
PORTA	02C2	Ι	Ι	Ι	Ι	Ι	RA10	RA9	RA8	RA7	Ι	Ι	RA4	RA3	RA2	RA1	RAO	XXXX
LATA	02C4	Ι	Ι	Ι	Ι	Ι	LATA 10	LATA9	LATA8	LATA7	Ι	Ι	LATA4	LATA3	LATA2	LATA1	LATA0	XXXX
ODCA	02C6	I	Ι	Ι	I	Ι	ODCA10	ODCA9	ODCA8	ODCA7		Ι	ODCA4	ODCA3	ODCA2	ODCA1	ODCA0	XXXX
Legend:	× = unk	nown valu	e on Reset	; — = unimp	\mathbf{x} = unknown value on Reset, — = unimplemented, read as	ad as '0'. R('0'. Reset values are shown in hexadecimal.	are shown i	n hexadeci	imal.								
TABLE 3-29 :	-29:	PORT	B REGI	PORTB REGISTER MAP	IAP													
File Name	Addr	Bit 15	Bit 14	I Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C8	TRISB15	5 TRISB14	14 TRISB13	3 TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISBO	FFF
PORTB	02CA	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RBO	XXXX
LATB	02CC	LATB15	5 LATB14	4 LATB13	3 LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATBO	XXXX
ODCB	02CE	ODCB15	5 ODCB14	4 ODCB13	3 ODCB12	ODCB11	ODCB10	ODCB9	ODCB8	ODCB7	ODCB6	ODCB5	ODCB4	ODCB3	ODCB2	ODCB1	ODCB0	XXXX
Legend: TABLE 3.	× = unk 3-30:	PORT	 x = unknown value on Reset, — 30: PORTC REGIST 	;, — = unim; STER M	own value on Reset, — = unimplemented, read as PORTC REGISTER MAP FOR PIC:		 '0'. Reset values are shown in hexadecimal. 24HJ128GP204/504, PIC24HJ 	are shown i 204/504		imal. HJ64GI	204/50	hexadecimal. PIC24HJ64GP204/504 AND PIC24HJ32GP304	IC24HJ	32GP30	4			
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISC	02D0		I		I	1		TRISC9	TRISC8	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	O3FF
PORTC	02D2	Ι	Ι	Ι	Ι	Ι	Ι	RC9	RC8	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RCO	XXXX
LATC	02D4	Ι	Ι	Ι	Ι	Ι	Ι	LATC9	LATC8	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	XXXX
ODCC	02D6	I	Ι	I	I	Ι	I	ODCC9	ODCC8	ODCC7	ODCC6	ODCC5	ODCC4	ODCC3	ODCC2	ODCC1	ODCC0	XXXX
Legend:	x = unk	nown valu	x = unknown value on Reset, —	; — = unimp	= unimplemented, read as	ad as '0'. Rƙ	'0'. Reset values are shown in hexadecimal.	are shown i	in hexadeci	imal.								
TABLE 3-31 :	-31:	SYSTE	EM CON	VTROL	SYSTEM CONTROL REGISTER M	R MAP												
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR		Ι			CM	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	_{XXXX} (1)
OSCCON	0742			COSC<2:0>	<		~	NOSC<2:0>		CLKLOCK	IOLOCK	K LOCK		CF		LPOSCEN	OSWEN	0300 (2)
CLKDIV	0744	ROI		DOZE<2:0>	4	DOZEN	Ē	FRCDIV<2:0>	۸.	PLLPO	PLLPOST<1:0>	I		Ē	PLLPRE<4::0>	0>		0040
PLLFBD	0746				I	I	I	I				-	PLLDIV<8:0>	^				0030
OSCTUN	0748				I	I	I		I	Ι	Ι			TUN	TUN<5:0>			0000

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. RCON register Reset values dependent on type of Reset. OSCCON register Reset values dependent on the FOSC Configuration bits and by type of Reset. Legend: Note 1: 2:

£
MAP ⁽¹⁾
⋖
Σ
<u>n</u> r
щ
5
<u>0</u>
G
Ш
2
'Y REGISTER
SECURITY
.≂
Ľ
ょ
2
Ж
0)
TABLE 3-32 :
ကု
က်
ш
ш
∢
F

File Name	Addr	File Name Addr Bit 15 Bit 14 Bit 13 Bit 12	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
BSRAM	0750											I			IW_BSR IR_BSR	IR_BSR	RL_BSR	0000
SSRAM	0752	I		I				I		I			I		IW_SSR IR_SSR	IR_SSR	RL_SSR 0000	0000
	-					1 - 1												

 $\rm x$ = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. This register is not present in devices with 32K Flash (PIC24HJ32GP302/304). Legend: Note 1:

NVM REGISTER MAP TABLE 3-33:

NVMCON	0760	WR	WREN	WRERR	I	I	Ι	Ι	I	Ι	ERASE	I			NVMOP<3:0:	P<3:0>		0000
File Name	ile Name Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMKEY	0766	Ι	Ι		I	I	I	I	I				NVMKEY<7:0	:Y<7:0>				0000
					-					-								

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

PMD REGISTER MAP TABLE 3-34:

File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD	T4MD	T3MD	0770 T5MD T4MD T3MD T2MD T1MD	T1MD	I	I	I	I2C1MD U2MD	U2MD	U1MD	U1MD SPI2MD SPI1MD	SPI1MD		C1MD AD1MD	AD1MD	0000
PMD2	0772	0772 IC8MD IC7MD	IC7MD	Ι		-	Ι	IC2MD IC1MD	IC1MD	I	I	Ι	-	OC4MD	OC3MD	OC4MD OC3MD OC2MD OC1MD 0000	OC1MD	0000
PMD3	0774	Ι	I		I	-	CMPMD	CMPMD RTCCMD PMPMD CRCMD	DMPMD	CRCMD	I	Ι	-	Ι	I	Ι	I	0000
Locand: <u>is a unknown value on Danat</u> <u>- unimalamentad</u> <u>and an</u> (o)			too Docot	- initial	n potodo			Decet wellings are shown in beverlesime	povod al a									

Reset values are shown in hexadecimal. 5 = unimplemented, read as x = unknown value on Reset, Legend:

3.2.6 SOFTWARE STACK

In addition to its use as a working register, the W15 register in the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 devices is also used as a software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It predecrements for stack pops and post-increments for stack pushes, as shown in Figure 3-5. For a PC push during any CALL instruction, the MSb of the PC is zeroextended before the push, ensuring that the MSb is always clear.

Note:	A PC push during exception processing
	concatenates the SRL register to the MSb
	of the PC prior to the push.


The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word aligned.

Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap does not occur. The stack error trap occurs on a subsequent push operation. For example, to cause a stack error trap when the stack grows beyond address 0x2000 in RAM, initialize the SPLIM with the value 0x1FFE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.

FIGURE 3-5: CALL STACK FRAME



3.2.7 DATA RAM PROTECTION FEATURE

The PIC24H product family supports Data RAM protection features that enable segments of RAM to be protected when used in conjunction with Boot and Secure Code Segment Security. BSRAM (Secure RAM segment for BS) is accessible only from the Boot Segment Flash code when enabled. SSRAM (Secure RAM segment for RAM) is accessible only from the Secure Segment Flash code when enabled. See Table 3-1 for an overview of the BSRAM and SSRAM SFRs.

3.3 Instruction Addressing Modes

The addressing modes shown in Table 3-35 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

3.3.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (near data space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

3.3.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 < function> Operand 2

where Operand 1 is always a working register (that is, the addressing mode can only be register direct), which is referred to as Wb. Operand 2 can be a W register, fetched from data memory, or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-bit or 10-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the Effective Address (EA).
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

TABLE 3-35: FUNDAMENTAL ADDRESSING MODES SUPPORTED

3.3.3 MOVE (MOV) INSTRUCTION

Move instructions provide a greater degree of addressing flexibility than other instructions. In addition to the Addressing modes supported by most MCU instructions, MOV instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note: For the MOV instructions, the addressing mode specified in the instruction can differ for the source and destination EA. However, the 4-bit Wb (Register Offset) field is shared by both source and destination (but typically only used by one).

In summary, the following addressing modes are supported by move instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

3.3.4 OTHER INSTRUCTIONS

Besides the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD Acc, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

3.4 Interfacing Program and Data Memory Spaces

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 architecture uses a 24bit-wide program space and a 16-bit-wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the PIC24HJ32GP302/ 304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated periodically. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look-ups from a large table of static data. The application can only access the least significant word of the program word.

3.4.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 8-bit Program Space Visibility register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.

Table 3-36 and Figure 3-6 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, and D<15:0> refers to a data space word.

A	Access		Progra	m Space /	Address	
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>
Instruction Access	User	0		PC<22:1>	•	0
(Code Execution)			0xx xxxx x	XXX XXX	xx xxxx xxx0	
TBLRD/TBLWT	User	TB	LPAG<7:0>		Data EA<15:0>	
(Byte/Word Read/Write)		0	XXX XXXX	XXXX XX	***	
	Configuration	TB	LPAG<7:0>		Data EA<15:0>	
		1	XXX XXXX	XXXX X	****	
Program Space Visibility	User	0	PSVPAG<	7:0>	Data EA<14:	:0> ⁽¹⁾
(Block Remap/Read)		0	XXXX XXX	x	XXX XXXX XXXX	xxxx

TABLE 3-36: PROGRAM SPACE ADDRESS CONSTRUCTION

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.




FIGURE 3-6: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION

2: Table operations are not required to be word aligned. Table read operations are permitted in the configuration memory space.

3.4.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit-wide word address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space that contains the least significant data word. TBLRDH and TBLWTH access the space that contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

- TBLRDL (Table Read Low):
 - In Word mode, this instruction maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).

- In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'.
- TBLRDH (Table Read High):
 - In Word mode, this instruction maps the entire upper word of a program address (P<23:16>) to a data address. The 'phantom' byte (D<15:8>), is always '0'.
 - In Byte mode, this instruction maps the upper or lower byte of the program word to D<7:0> of the data address, in the TBLRDL instruction. The data is always '0' when the upper 'phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in **Section 4.0 "Flash Program Memory"**.

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user application and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.




FIGURE 3-7: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

3.4.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access to stored constant data from the data space without the need to use special instructions (such as TBLRDL/H).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. By incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add a cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address 8000h and higher maps directly into a corresponding program memory address (see Figure 3-8), only the lower 16 bits of the

24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note: PSV access is temporarily disabled during table reads/writes.

For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, and are executed inside a REPEAT loop, these instances require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop allows the instruction using PSV to access data, to execute in a single cycle.




FIGURE 3-8: PROGRAM SPACE VISIBILITY OPERATION

4.0 FLASH PROGRAM MEMORY

Note: This data sheet summarizes the features of the PIC24HJ32GP302/304. PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the PIC24H Family Reference Manual, "Section 5. Flash Programming" (DS70228), which is available from the Microchip website (www.microchip.com).

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming™ (ICSP™) programming capability
- Run-Time Self-Programming (RTSP)

ICSP allows the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 devices to be serially programmed while in the end application circuit. This is done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGC1/PGD1, PGC2/ PGD2 or PGC3/PGD3), and three other lines for power (VDD), ground (Vss) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user application can write program memory data either in blocks or 'rows' of 64 instructions (192 bytes) at a time or a single program memory word, and erase program memory in blocks or 'pages' of 512 instructions (1536 bytes) at a time.


4.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits <7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 4-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits <15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits <23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.





4.2 RTSP Operation

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user application to erase a page of memory, which consists of eight rows (512 instructions) at a time, and to program one row or one word at a time. Table 27-12 shows typical erase and programming times. The 8-row erase pages and single row write rows are edge-aligned from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers sequentially. The instruction words loaded must always be from a group of 64 boundary.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register. A total of 64 TBLWTL and TBLWTH instructions are required to load the instructions.

All of the table write operations are single-word writes (two instruction cycles) because only the buffers are written. A programming cycle is required for programming each row.

4.3 Control Registers

Two SFRs are used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 4-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register. Refer to **Section 4.4 "Programming Operations"** for further details.

4.4 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. A programming operation is nominally 4 ms in duration and the processor stalls (waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

R/SO-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	U-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR	_	_			_
bit 15							bit 8
U-0	R/W-0 ⁽¹⁾	U-0	U-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾
—	ERASE				NVMOP	<3:0> ⁽²⁾	
bit 7							bit 0
Legend:		SO = Settab	le only bit				
R = Readable	bit	W = Writabl	•	U = Unimpler	nented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is s	et	'0' = Bit is cle		x = Bit is unkr	nown
bit 15	WR: Write Con						
	1 = Initiates a				on. The operation	on is self-timed	and the bit is
	0 = Program of	hardware one r erase opera			9		
bit 14	WREN: Write E	•					
	1 = Enable Fla						
	0 = Inhibit Flas		•	าร			
bit 13	WRERR: Write	•	•				
	1 = An imprope	er program or Illy on any set			termination has	s occurred (bit i	s set
	0 = The progra				/		
bit 12-7	Unimplemente	ed: Read as 'C)'				
bit 6	ERASE: Erase	/Program Ena	ble bit				
	1 = Perform the						
bit 5-4	0 = Perform the program operation specified by NVMOP<3:0> on the next WR command						
bit 3-4	Unimplemented: Read as '0' NVMOP<3:0>: NVM Operation Select bits ⁽²⁾						
	If ERASE = 1:						
	1111 = Memory		peration				
	1110 = Reservent 1101 = Erase (ont				
	1100 = Erase S						
	1011 = Reserv	ed					
	0011 = No ope						
	0010 = Memory 0001 = No ope		operation				
	0000 = Erase a		guration regis	ster byte			
	<u>If ERASE = 0:</u>						
	1111 = No ope	ration					
	1110 = Reserv						
	1101 = No ope						
	1100 = No ope						
	0011 = Memory		m operation				
	0010 = No ope		op oldation				
	0001 = Memor	y row progran					
	0000 = Progra r	m a single Co	ntiguration re	gister byte			

REGISTER 4-1: NVMCON: FLASH MEMORY CONTROL REGISTER

2: All other combinations of NVMOP<3:0> are unimplemented.

REGISTER 4-	2: NVM	KEY: NONVOLA	TILE ME	MORY KEY R	EGISTER		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	_	—	—
bit 15							bit 8
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
			NVM	<ey<7:0></ey<7:0>			
bit 7							bit 0
Levende							
Legend:							
R = Readable b	bit	W = Writable bit	t	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown

Unimplemented: Read as '0' bit 15-8

bit 7-0 NVMKEY<7:0>: Key Register (write-only) bits

4.4.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

Programmers can program one row of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 4-1):
 - a) Set the NVMOP bits (NVMCON<3:0>) to ⁽⁰⁰¹⁰⁾ to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
 - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
 - c) Write 0x55 to NVMKEY.
 - d) Write 0xAA to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 4-2).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 0x55 to NVMKEY.
 - c) Write 0xAA to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user application must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 4-3.

EXAMPLE 4-1:	ERASING A PROGRAM MEMORY PAGE

; Set up NVMC	ON for block erase operation	
MOV	#0x4042, W0	;
MOV	W0, NVMCON	; Initialize NVMCON
; Init pointe	r to row to be ERASED	
MOV	<pre>#tblpage(PROG_ADDR), W0</pre>	;
MOV	W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV	<pre>#tbloffset(PROG_ADDR), W0</pre>	; Initialize in-page EA[15:0] pointer
TBLWTI	WO, [WO]	; Set base address of erase block
DISI	#5	; Block all interrupts with priority <7
		; for next 5 instructions
MOV	#0x55, W0	
MOV	W0, NVMKEY	; Write the 55 key
MOV	#0xAA, W1	;
MOV	W1, NVMKEY	; Write the AA key
BSET	NVMCON, #WR	; Start the erase sequence
NOP		; Insert two NOPs after the erase
NOP		; command is asserted

EXAMPLE 4-2: LOADING THE WRITE BUFFERS

;	Set up NVMCO	N for row programming (operations
	MOV	#0x4001, W0	;
	MOV	W0, NVMCON	; Initialize NVMCON
;	Set up a poi	nter to the first prog	ram memory location to be written
;	program memo	ry selected, and write:	s enabled
	MOV	#0x0000, W0	;
	MOV	W0, TBLPAG	; Initialize PM Page Boundary SFR
	MOV	#0x6000, W0	; An example program memory address
		TBLWT instructions to w	write the latches
;	Oth_program_	word	
		#LOW_WORD_0, W2	;
	MOV	#HIGH_BYTE_0, W3	;
	TBLWTL	W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
;	lst_program_	word	
	MOV	#LOW_WORD_1, W2	;
	MOV	#HIGH_BYTE_1, W3	;
	TBLWTL	W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
;	2nd_program	_word	
	MOV	#LOW_WORD_2, W2	;
	MOV	#HIGH_BYTE_2, W3	;
	TBLWTL	W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
	•		
	•		
	•		
;	63rd_program	_word	
		#LOW_WORD_31, W2	;
	MOV	#HIGH_BYTE_31, W3	;
	TBLWTL	W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch

EXAMPLE 4-3: INITIATING A PROGRAMMING SEQUENCE

DISI		; Block all interrupts with priority <7 ; for next 5 instructions
MOV	#0x55, W0	
MOV	W0, NVMKEY	; Write the 55 key
MOV	#0xAA, W1	;
MOV	W1, NVMKEY	; Write the AA key
BSET	NVMCON, #WR	; Start the erase sequence
NOP		; Insert two NOPs after the
NOP		; erase command is asserted

5.0 RESETS

Note: This data sheet summarizes the features PIC24HJ32GP302/304, of the PIC24HJ64GPX02/X04. and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the PIC24H Family Reference Manual, "Section 8. Reset" (DS70229), which is available from the Microchip website (www.microchip.com).

The Reset module combines all reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- · POR: Power-on Reset
- BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDTO: Watchdog Timer Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Condition Device Reset
 - Illegal Opcode Reset
 - Uninitialized W Register Reset
 - Security Reset

A simplified block diagram of the Reset module is shown in Figure 5-1.

Any active source of reset will make the SYSRST signal active. On system Reset, some of the registers associated with the CPU and peripherals are forced to a known Reset state and some are unaffected.


Note:	Refer to the specific peripheral section or				
	Section 2.0 "CPU" of this manual for				
	register Reset states.				

All types of device Reset sets a corresponding status bit in the RCON register to indicate the type of Reset (see Register 5-1).

A POR clears all the bits, except for the POR bit (RCON<0>), that are set. The user application can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset is meaningful.



R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
TRAPR	IOPUWR			_		CM	VREGS	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR	
bit 7							bit	
Legend:								
R = Readable	bit	W = Writable I	nit	U = Unimpler	mented bit, read	1 as '0'		
-n = Value at I		'1' = Bit is set		'0' = Bit is cle		x = Bit is unk		
	OIX				aleu		IOWII	
bit 15	TRAPR: Trap	Reset Flag bit						
	1 = A Trap Co	onflict Reset ha	s occurred					
	0 = A Trap Co	onflict Reset ha	s not occurre	d				
bit 14	IOPUWR: Ille	gal Opcode or	Uninitialized	W Access Rese	et Flag bit			
	1 = An illega	l opcode detec	ction, an ille	gal address mo	ode or uninitial	lized W registe	er used as a	
		Pointer caused						
	•	l opcode or unir		Reset has not or	ccurred			
bit 13-10	Unimplemented: Read as '0'							
bit 9 CM: Configuration Mismatch Flag bit 1 = A configuration mismatch Reset has occurred.				ocurrod				
		ration mismatch						
bit 8	•	age Regulator S						
	1 = Voltage r	egulator is active egulator goes in	e during Sle	ер	еер			
bit 7	-		_	5				
	EXTR: External Reset (MCLR) Pin bit 1 = A Master Clear (pin) Reset has occurred							
		Clear (pin) Res						
bit 6	SWR: Softwa	re Reset (Instru	iction) Flag b	it				
	-	instruction has instruction has						
bit 5	SWDTEN: So	oftware Enable/	Disable of W	DT bit ⁽²⁾				
	1 = WDT is e 0 = WDT is di							
bit 4	WDTO: Watc	hdog Timer Tim	e-out Flag bi	it				
		e-out has occuri						
		e-out has not oc						
bit 3	SLEEP: Wake	e-up from Sleep	o Flag bit					
		as been in Slee						
	0 = Device ha	as not been in S	leep mode					
bit 2		up from Idle Fla	g bit					
		as in Idle mode	a d a					
	0 = Device wa	as not in Idle m	bde					
Note 1: Al	I of the Reset st	atus bits can be	set or cleare	ed in software.	Setting one of tl	nese bits in sofi	ware does n	

REGISTER 5-1: RCON: RESET CONTROL REGISTER⁽¹⁾

cause a device Reset.2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

REGISTER 5-1: RCON: RESET CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 1 BOR: Brown-out Reset Flag bit
 - 1 = A Brown-out Reset has occurred
 - 0 = A Brown-out Reset has not occurred
- bit 0 POR: Power-on Reset Flag bit
 - 1 = A Power-up Reset has occurred
 - 0 = A Power-up Reset has not occurred
 - **Note 1:** All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

5.1 System Reset

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 family of devices have two types of Reset:

- Cold Reset
- · Warm Reset

A cold Reset is the result of a Power-on Reset (POR) or a Brown-out Reset (BOR). On a cold Reset, the FNOSC configuration bits in the FOSC device configuration register selects the device clock source.

A warm Reset is the result of all other reset sources, including the RESET instruction. On warm Reset, the device will continue to operate from the current clock source as indicated by the Current Oscillator Selection (COSC<2:0>) bits in the Oscillator Control (OSCCON<14:12>) register.

The device is kept in a Reset state until the system power supplies have stabilized at appropriate levels and the oscillator clock is ready. The sequence in which this occurs is detailed below and is shown in Figure 5-2.

1. **POR Reset:** A POR circuit holds the device in Reset when the power supply is turned on. The POR circuit is active until VDD crosses the VPOR threshold and the delay TPOR has elapsed.

- 2. **BOR Reset:** The on-chip voltage regulator has a BOR circuit that keeps the device in Reset until VDD crosses the VBOR threshold and the delay TBOR has elapsed. The delay TBOR ensures that the voltage regulator output becomes stable.
- 3. **PWRT Timer:** The programmable power-up timer continues to hold the processor in Reset for a specific period of time (TPWRT) after a BOR. The delay TPWRT ensures that the system power supplies have stabilized at the appropriate level for full-speed operation. After the delay TPWRT has elapsed, the SYSRST becomes inactive, which in turn enables the selected oscillator to start generating clock cycles.
- Oscillator Delay: The total delay for the clock to be ready for various clock source selections is given in Table 5-1. Refer to Section 8.0 "Oscillator Configuration" for more information.
- 5. When the oscillator clock is ready, the processor begins execution from location 0x000000. The user application programs a GOTO instruction at the reset address, which redirects program execution to the appropriate start-up routine.
- The Fail-safe clock monitor (FSCM), if enabled, begins to monitor the system clock when the system clock is ready and the delay TFSCM elapsed.


Oscillator Mode	Oscillator Startup Delay	Oscillator Startup Timer PLL Lock Time		Total Delay
FRC, FRCDIV16, FRCDIVN	Toscd			Toscd
FRCPLL	Toscd	—	TLOCK	Toscd + Tlock
XT	Toscd	Tost	—	Toscd + Tost
HS	Toscd	Tost	—	Toscd + Tost
EC	_	—	_	—
XTPLL	Toscd	Tost	TLOCK	TOSCD + TOST + TLOCK
HSPLL	Toscd	Tost	TLOCK	TOSCD + TOST + TLOCK
ECPLL	—	—	TLOCK	TLOCK
SOSC	Toscd	Tost	—	Toscd + Tost
LPRC	Toscd	_		Toscd

TABLE 5-1:OSCILLATOR DELAY

Note 1: ToscD = Oscillator Start-up Delay (1.1 μs max for FRC, 70 μs max for LPRC). Crystal Oscillator start-up times vary with crystal characteristics, load capacitance, etc.

2: TOST = Oscillator Start-up Timer Delay (1024 oscillator clock period). For example, TOST = 102.4 μs for a 10 MHz crystal and TOST = 32 ms for a 32 kHz crystal.

3: TLOCK = PLL lock time (1.5 ms nominal), if PLL is enabled.



Symbol	Parameter	Value	
VPOR	POR threshold	1.8V nominal	
TPOR	POR extension time	30 μs maximum	
VBOR	BOR threshold	2.5V nominal	
TBOR	BOR extension time	100 μs maximum	
TPWRT	Programmable power-up time delay	0-128 ms nominal	
Тғасм	Fail-safe Clock Monitor Delay	900 μs maximum	

TABLE 5-2: OSCILLATOR DELAY

When the device exits the Reset condi-Note: tion (begins normal operation), the device operating parameters (voltage, frequency, temperature, etc.) must be within their operating ranges, otherwise the device may not function correctly. The user application must ensure that the delay between the time power is first applied, and the time SYSRST becomes inactive, is long enough to get parameters all operating within specification.

5.2 Power-on Reset (POR)

A Power-on Reset (POR) circuit ensures the device is reset from power-on. The POR circuit is active until VDD crosses the VPOR threshold and the delay TPOR has elapsed. The delay TPOR ensures the internal device bias circuits become stable.

The device supply voltage characteristics must meet the specified starting voltage and rise rate requirements to generate the POR. Refer to Section 27.0 "Electrical Characteristics" for details.

The POR status (POR) bit in the Reset Control (RCON<0>) register is set to indicate the Power-on Reset.

5.2.1 Brown-out Reset (BOR) and Power-up timer (PWRT)


The on-chip regulator has a Brown-out Reset (BOR) circuit that resets the device when the VDD is too low (VDD < VBOR) for proper device operation. The BOR circuit keeps the device in Reset until VDD crosses VBOR threshold and the delay TBOR has elapsed. The delay TBOR ensures the voltage regulator output becomes stable.

The BOR status (BOR) bit in the Reset Control (RCON<1>) register is set to indicate the Brown-out Reset.

The device will not run at full speed after a BOR as the VDD should rise to acceptable levels for full-speed operation. The PWRT provides power-up time delay (TPWRT) to ensure that the system power supplies have stabilized at the appropriate levels for full-speed operation before the SYSRST is released.

The power-up timer delay (TPWRT) is programmed by the Power-on Reset Timer Value Select (FPWRT<2:0>) bits in the POR Configuration (FPOR<2:0>) register, which provides eight settings (from 0 ms to 128 ms). Refer to **Section 24.0 "Special Features"** for further details.

Figure 5-3 shows the typical brown-out scenarios. The reset delay (TBOR + TPWRT) is initiated each time VDD rises above the VBOR trip point



5.3 External Reset (EXTR)

The external Reset is generated by driving the MCLR pin low. The MCLR pin is a Schmitt trigger input with an additional glitch filter. Reset pulses that are longer than the minimum pulse width will generate a Reset. Refer to **Section 27.0 "Electrical Characteristics"** for minimum pulse width specifications. The External Reset (MCLR) Pin (EXTR) bit in the Reset Control (RCON) register is set to indicate the MCLR Reset.

5.3.0.1 EXTERNAL SUPERVISORY CIRCUIT

Many systems have external supervisory circuits that generate reset signals to Reset multiple devices in the system. This external Reset signal can be directly connected to the MCLR pin to Reset the device when the rest of system is Reset.

5.3.0.2 INTERNAL SUPERVISORY CIRCUIT

When using the internal power supervisory circuit to Reset the device, the external reset pin (MCLR) should be tied directly or resistively to VDD. In this case, the MCLR pin will not be used to generate a Reset. The external reset pin (MCLR) does not have an internal pull-up and must not be left unconnected.

5.4 Software RESET Instruction (SWR)

Whenever the RESET instruction is executed, the device will assert SYSRST, placing the device in a special Reset state. This Reset state will not re-initialize the clock. The clock source in effect prior to the RESET instruction will remain. SYSRST is released at the next instruction cycle, and the reset vector fetch will commence.

The Software Reset (Instruction) Flag (SWR) bit in the Reset Control (RCON<6>) register is set to indicate the software Reset.

5.5 Watchdog Time-out Reset (WDTO)

Whenever a Watchdog time-out occurs, the device will asynchronously assert SYSRST. The clock source will remain unchanged. A WDT time-out during Sleep or Idle mode will wake-up the processor, but will not reset the processor.

The Watchdog Timer Time-out Flag (WDTO) bit in the Reset Control (RCON<4>) register is set to indicate the Watchdog Reset. Refer to **Section 24.4 "Watchdog Timer (WDT)**" for more information on Watchdog Reset.

5.6 Trap Conflict Reset

If a lower-priority hard trap occurs while a higher-priority trap is being processed, a hard trap conflict Reset occurs. The hard traps include exceptions of priority level 13 through level 15, inclusive. The address error (level 13) and oscillator error (level 14) traps fall into this category.

The Trap Reset Flag (TRAPR) bit in the Reset Control (RCON<15>) register is set to indicate the Trap Conflict Reset. Refer to **Section 6.0 "Interrupt Controller"** for more information on trap conflict Resets.

5.7 **Configuration Mismatch Reset**

To maintain the integrity of the peripheral pin select control registers, they are constantly monitored with shadow registers in hardware. If an unexpected change in any of the registers occur (such as cell disturbances caused by ESD or other external events), a configuration mismatch Reset occurs.

The Configuration Mismatch Flag (CM) bit in the Reset Control (RCON<9>) register is set to indicate the configuration mismatch Reset. Refer to Section 10.0 "I/O Ports" for more information on the configuration mismatch Reset.

The configuration mismatch feature and Note: associated reset flag is not available on all devices.

5.8 **Illegal Condition Device Reset**

An illegal condition device Reset occurs due to the following sources:

- Illegal Opcode Reset
- · Uninitialized W Register Reset
- Security Reset

The Illegal Opcode or Uninitialized W Access Reset Flag (IOPUWR) bit in the Reset Control (RCON<14>) register is set to indicate the illegal condition device Reset.

5.8.0.1 ILLEGAL OPCODE RESET

A device Reset is generated if the device attempts to execute an illegal opcode value that is fetched from program memory.

The illegal opcode Reset function can prevent the device from executing program memory sections that are used to store constant data. To take advantage of the illegal opcode Reset, use only the lower 16 bits of each program memory section to store the data values. The upper 8 bits should be programmed with 3Fh, which is an illegal opcode value.

UNINITIALIZED W REGISTER 5.8.0.2 RESET

Any attempts to use the uninitialized W register as an address pointer will Reset the device. The W register array (with the exception of W15) is cleared during all resets and is considered uninitialized until written to.

5.8.0.3 SECURITY RESET

If a Program Flow Change (PFC) or Vector Flow Change (VFC) targets a restricted location in a protected segment (Boot and Secure Segment), that operation will cause a security Reset.

The PFC occurs when the Program Counter is reloaded as a result of a Call, Jump, Computed Jump, Return, Return from Subroutine, or other form of branch instruction.

The VFC occurs when the Program Counter is reloaded with an Interrupt or Trap vector.

Refer to Section 24.8 "Code Protection and CodeGuard[™] Security" for more information on Security Reset.

5.9 Using the RCON Status Bits

The user application can read the Reset Control (RCON) register after any device Reset to determine the cause of the reset.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.

Table 5-3 provides a summary of the reset flag bit operation.

Flag Bit	Set by:	Cleared by:
TRAPR (RCON<15>)	Trap conflict event	POR,BOR
IOPWR (RCON<14>)	Illegal opcode or uninitialized W register access or Security Reset	POR,BOR
CM (RCON<9>)	Configuration Mismatch	POR,BOR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET instruction	POR,BOR
WDTO (RCON<4>)	WDT time-out	PWRSAV instruction, CLRWDT instruction, POR,BOR
SLEEP (RCON<3>)	PWRSAV #SLEEP instruction	POR,BOR
IDLE (RCON<2>)	PWRSAV #IDLE instruction	POR,BOR
BOR (RCON<1>)	POR, BOR	
POR (RCON<0>)	POR	
Note: All Reset flag bits car	n be set or cleared by user software.	

TABLE 5-3: **RESET FLAG BIT OPERATION**

All Reset flag bits can be set or cleared by user software.

6.0 INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. То complement the information in this data sheet, refer to the PIC24H Family Reference Manual, "Section 6. Interrupts" (DS70224), which is available from the Microchip website (www.microchip.com).

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 CPU.

The interrupt controller has the following features:

- Up to eight processor exceptions and software traps
- Eight user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

6.1 Interrupt Vector Table

The Interrupt Vector Table (IVT), shown in Figure 6-1, resides in program memory, starting at location 000004h. The IVT contains 126 vectors consisting of eight nonmaskable trap vectors plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit-wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with vector 0 takes priority over interrupts at any other vector address.

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 devices implement up to 45 unique interrupts and five nonmaskable traps. These are summarized in Table 6-1.

6.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 6-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors are organized in the same manner as the default vectors.


The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

6.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 device clears its registers in response to a Reset, which forces the PC to zero. The microcontroller then begins program execution at location 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

FIGURE 6-1: PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 INTERRUPT VECTOR TABLE



Vector Number	IVT Address	AIVT Address	Interrupt Source
0	0x000004	0x000104	Reserved
1	0x000006	0x000106	Oscillator Failure
2	0x000008	0x000108	Address Error
3	0x00000A	0x00010A	Stack Error
4	0x00000C	0x00010C	Math Error
5	0x00000E	0x00010E	DMA Error
6	0x000010	0x000110	Reserved
7	0x000012	0x000112	Reserved
8	0x000014	0x000114	INT0 – External Interrupt 0
9	0x000016	0x000116	IC1 – Input Compare 1
10	0x000018	0x000118	OC1 – Output Compare 1
11	0x00001A	0x00011A	T1 – Timer1
12	0x00001C	0x00011C	DMA0 – DMA Channel 0
13	0x00001E	0x00011E	IC2 – Input Capture 2
14	0x000020	0x000120	OC2 – Output Compare 2
15	0x000022	0x000122	T2 – Timer2
16	0x000024	0x000124	T3 – Timer3
17	0x000026	0x000126	SPI1E – SPI1 Error
18	0x000028	0x000128	SPI1 – SPI1 Transfer Done
19	0x00002A	0x00012A	U1RX – UART1 Receiver
20	0x00002C	0x00012C	U1TX – UART1 Transmitter
21	0x00002E	0x00012E	ADC1 – ADC 1
22	0x000030	0x000130	DMA1 – DMA Channel 1
23	0x000032	0x000132	Reserved
24	0x000034	0x000134	SI2C1 – I2C1 Slave Events
25	0x000036	0x000136	MI2C1 – I2C1 Master Events
26	0x000038	0x000138	CM – Comparator Interrupt
27	0x00003A	0x00013A	CN – Change Notification Interrupt
28	0x00003C	0x00013C	INT1 – External Interrupt 1
29	0x00003E	0x00013E	Reserved
30	0x000040	0x000140	IC7 – Input Capture 7
31	0x000042	0x000142	IC8 – Input Capture 8
32	0x000044	0x000144	DMA2 – DMA Channel 2
33	0x000046	0x000146	OC3 – Output Compare 3
34	0x000048	0x000148	OC4 – Output Compare 4
35	0x00004A	0x00014A	T4 – Timer4
36	0x00004C	0x00014C	T5 – Timer5
37	0x00004E	0x00014E	INT2 – External Interrupt 2
38	0x000050	0x000150	U2RX – UART2 Receiver
39	0x000052	0x000152	U2TX – UART2 Transmitter
40	0x000054	0x000154	SPI2E – SPI2 Error
41	0x000056	0x000156	SPI2 – SPI2 Transfer Done
42	0x000058	0x000158	C1RX – ECAN1 RX Data Ready
43	0x00005A	0x00015A	C1 – ECAN1 Event
44	0x00005C	0x00015C	DMA3 – DMA Channel 3
45	0x00005E	0x00015E	Reserved
46	0x000060	0x000160	Reserved

TABLE 6-1: INTERRUPT VECTORS

E

ABLE 6-1:							
Vector Number	IVT Address	AIVT Address	Interrupt Source				
47	0x000062	0x000162	Reserved				
48	0x000064	0x000164	Reserved				
49	0x000066	0x000166	Reserved				
50	0x000068	0x000168	Reserved				
51	0x00006A	0x00016A	Reserved				
52	0x00006C	0x00016C	Reserved				
53	0x00006E	0x00016E	PMP – Parallel Master Port				
54	0x000070	0x000170	DMA – DMA Channel 4				
55	0x000072	0x000172	Reserved				
56	0x000074	0x000174	Reserved				
57	0x000076	0x000176	Reserved				
58	0x000078	0x000178	Reserved				
59	0x00007A	0x00017A	Reserved				
60	0x00007C	0x00017C	Reserved				
61	0x00007E	0x00017E	Reserved				
62	0x000080	0x000180	Reserved				
63	0x000082	0x000182	Reserved				
64	0x000084	0x000184	Reserved				
65	0x000086	0x000186	Reserved				
66	0x000088	0x000188	Reserved				
67	0x00008A	0x00018A	Reserved				
68	0x00008C	0x00018C	Reserved				
69	0x00008E	0x00018E	DMA5 – DMA Channel 5				
70	0x000090	0x000190	RTCC – Real Time Clock				
71	0x000092	0x000192	Reserved				
72	0x000094	0x000194	Reserved				
73	0x000096	0x000196	U1E – UART1 Error				
74	0x000098	0x000198	U2E – UART2 Error				
75	0x00009A	0x00019A	CRC – CRC Generator Interrupt				
76	0x00009C	0x00019C	DMA6 – DMA Channel 6				
77	0x00009E	0x00019E	DMA7 – DMA Channel 7				
78	0x00000A0	0x000162	C1TX – ECAN1 TX Data Request				
79	0x0000A2	0x0001A2	Reserved				
80	0x0000A4	0x0001A4	Reserved				
81	0x0000A6	0x0001A6	Reserved				
82	0x0000A8	0x0001A8	Reserved				
83	0x0000A8	0x0001A8	Reserved				
84	0x0000AC	0x0001AC	Reserved				
85	0x0000AC	0x0001AC	Reserved				
86	0x0000AL	0x0001AL					
87	0x0000B2	0x0001B0	Reserved				
88-126	0x0000B2 0x0000B4-0x0000FE	0x0001B2 0x0001B4-0x0001FE	Reserved Reserved				

TABLE 6-1: INTERRUPT VECTORS (CONTINUED)

-

-

6.3 Interrupt Control and Status Registers

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 devices implement a total of 30 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFSx
- IECx
- IPCx
- INTTREG

6.3.1 INTCON1 AND INTCON2

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

6.3.2 IFS0–IFS4

The IFS registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal and is cleared via software.

6.3.3 IEC0–IEC4

The IEC registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

6.3.4 IPC0–IPC19

The IPC registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

6.3.5 INTTREG

The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into vector number (VECNUM<6:0>) and Interrupt level (ILR<3:0>) bit fields in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 6-1. For example, the INT0 (External Interrupt 0) is shown as having vector number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0>, and the INT0IP bits in the first position of IPC0 (IPC0<2:0>).

6.3.6 STATUS/CONTROL REGISTERS

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality.

- The CPU STATUS register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU interrupt priority level. The user software can change the current CPU priority level by writing to the IPL bits.
- The CORCON register contains the IPL3 bit which, together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 6-1 through Register 6-29 in the following pages.

REGISTER 6-1: SR: CPU STATUS REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
	—	—	—	—	—	—	DC
bit 15							bit 8
R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	IPL<2:0> ⁽²⁾		RA	N	OV	Z	C

Legend:

Legenu.			
C = Clear only bit	R = Readable bit	U = Unimplemented bit, read as '0'	
S = Set only bit	W = Writable bit	-n = Value at POR	
'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-5

IPL<2:0>: CPU Interrupt Priority Level Status bits⁽²⁾

111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled

110 = CPU Interrupt Priority Level is 6 (14)

101 = CPU Interrupt Priority Level is 5 (13)

100 = CPU Interrupt Priority Level is 4 (12)

011 = CPU Interrupt Priority Level is 3 (11)

010 = CPU Interrupt Priority Level is 2 (10)

001 = CPU Interrupt Priority Level is 1 (9)

000 = CPU Interrupt Priority Level is 0 (8)

Note 1: For complete register details, see Register 2-1: "SR: CPU STATUS Register".

2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.

3: The IPL<2:0> Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

REGISTER 6-2: CORCON: CORE CONTROL REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
—	—	—	—	IPL3 ⁽²⁾	PSV	—	—
bit 7							bit 0
Legend:		C = Clear only	/ bit				

Legena.			
R = Readable bit	W = Writable bit	-n = Value at POR	'1' = Bit is set
0' = Bit is cleared	ʻx = Bit is unknown	U = Unimplemented bit, read	l as '0'

bit 3

IPL3: CPU Interrupt Priority Level Status bit 3(2)

1 = CPU interrupt priority level is greater than 7

0 = CPU interrupt priority level is 7 or less

Note 1: For complete register details, see Register 2-2: "CORCON: CORE Control Register".

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
NSTDIS			—		_	_	—			
bit 15							bit 8			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0			
—	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	—			
bit 7							bit (
Legend:	1. 10		1.11							
R = Readable		W = Writable		U = Unimplen						
-n = Value at F	VOR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own			
bit 15	NSTDIS: Into	rrunt Nestina F	lisable hit							
	NSTDIS: Interrupt Nesting Disable bit 1 = Interrupt nesting is disabled									
	0 = Interrupt nesting is enabled									
bit 14-7	Unimplemen	ted: Read as '	0'.							
bit 6	DIV0ERR: Arithmetic Error Status bit									
	1 = Math error trap was caused by a divide by zero									
	0 = Math error trap was not caused by a divide by zero									
bit 5	DMACERR: DMA Controller Error Status bit									
	 1 = DMA controller error trap has occurred 0 = DMA controller error trap has not occurred 									
bit 4	MATHERR: Arithmetic Error Status bit									
	1 = Math error trap has occurred									
	0 = Math error trap has not occurred									
bit 3	ADDRERR: Address Error Trap Status bit									
	1 = Address error trap has occurred									
bit 2	0 = Address error trap has not occurred									
	STKERR: Stack Error Trap Status bit 1 = Stack error trap has occurred									
	0 = Stack error trap has occurred									
bit 1	OSCFAIL: Oscillator Failure Trap Status bit									
	1 = Oscillator failure trap has occurred									
	0 = Oscillator failure trap has not occurred Unimplemented: Read as '0'									
		•								

REGISTER 6-3: INTCON1: INTERRUPT CONTROL REGISTER 1

-

							
R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
ALTIVT	DISI	—	_	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	_	_	INT2EP	INT1EP	INT0EP
bit 7							bit 0

REGISTER 6-4: INTCON2: INTERRUPT CONTROL REGISTER 2

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15	ALTIVT: Enable Alternate Interrupt Vector Table bit
	1 = Use alternate vector table
	0 = Use standard (default) vector table
bit 14	DISI: DISI Instruction Status bit
	1 = DISI instruction is active
	0 = DISI instruction is not active
bit 13-3	Unimplemented: Read as '0'
bit 2	INT2EP: External Interrupt 2 Edge Detect Polarity Select bit
	1 = Interrupt on negative edge
	0 = Interrupt on positive edge
bit 1	INT1EP: External Interrupt 1 Edge Detect Polarity Select bit
	1 = Interrupt on negative edge
	0 = Interrupt on positive edge
bit 0	INT0EP: External Interrupt 0 Edge Detect Polarity Select bit
	1 = Interrupt on negative edge
	0 = Interrupt on positive edge

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INTOIF				
bit 7							bit				
Legend:											
R = Readat	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkn	own				
bit 15	Unimpleme	nted: Read as	0'								
bit 14	DMA1IF: DM	DMA1IF: DMA Channel 1 Data Transfer Complete Interrupt Flag Status bit									
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 										
	•	•									
bit 13		AD1IF: ADC1 Conversion Complete Interrupt Flag Status bit									
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 										
bit 12	U1TXIF: UART1 Transmitter Interrupt Flag Status bit										
		1 = Interrupt request has occurred									
		0 = Interrupt request has not occurred									
bit 11	U1RXIF: UART1 Receiver Interrupt Flag Status bit										
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 										
bit 10	SPI1IF: SPI1 Event Interrupt Flag Status bit										
	1 = Interrupt request has occurred										
	0 = Interrupt	0 = Interrupt request has not occurred									
bit 9	SPI1EIF: SPI1 Error Interrupt Flag Status bit										
		 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
bit 8		•									
DILO		Interrupt Flag									
		 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
bit 7		Interrupt Flag									
		1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred										
bit 6	•	OC2IF: Output Compare Channel 2 Interrupt Flag Status bit									
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 										
bit 5		Capture Chann		Flag Status bit							
	1 = Interrupt request has occurred										
	0 = Interrupt request has not occurred										
bit 4	DMA0IF: DMA Channel 0 Data Transfer Complete Interrupt Flag Status bit										
	1 = Interrupt request has occurred 0 = Interrupt request has not occurred										
bit 3	•	-									
UIL O		Interrupt Flag request has oc									
		request has no									

-

REGISTER 6-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

REGISTER 6-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

- bit 2 OC1IF: Output Compare Channel 1 Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 1 IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 0 INT0IF: External Interrupt 0 Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF					
bit 15	1	1	1	1	•	1	bit 8					
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
IC8IF	IC7IF	—	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF					
bit 7							bit (
Legend:												
R = Readab	le bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'						
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown					
bit 15	U2TXIF: UAF	RT2 Transmitte	Interrupt Flag	g Status bit								
		1 = Interrupt request has occurred										
		0 = Interrupt request has not occurred										
bit 14		RT2 Receiver li		Status bit								
		 I = Interrupt request has occurred Interrupt request has not occurred 										
bit 13	•	rnal Interrupt 2		it								
		1 = Interrupt request has occurred										
	0 = Interrupt	request has no	t occurred									
bit 12		Interrupt Flag										
	 I = Interrupt request has occurred Interrupt request has not occurred 											
bit 11	T4IF: Timer4 Interrupt Flag Status bit 1 = Interrupt request has occurred											
		request has no										
bit 10	•	4IF: Output Compare Channel 4 Interrupt Flag Status bit										
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 											
bit 9	•	•		unt Elan Status	s hit							
DIL 9	-	BIF: Output Compare Channel 3 Interrupt Flag Status bit Interrupt request has occurred										
	0 = Interrupt request has occurred											
bit 8	DMA2IF: DM	A Channel 2 D	ata Transfer (Complete Interr	upt Flag Status	bit						
		request has oc										
L:1 7	•	request has no										
bit 7	IC8IF: Input Capture Channel 8 Interrupt Flag Status bit 1 = Interrupt request has occurred											
		request has no										
bit 6	IC7IF: Input (Capture Chann	el 7 Interrupt	Flag Status bit								
		request has oc										
	-	request has no										
bit 5	-	ited: Read as '										
bit 4		rnal Interrupt 1 request has oc	-	IT								
		request has oc										
bit 3	-	Change Notifica		Flag Status bit								
	-	request has oc	-	-								
	0 = Interrupt	request has no	t occurred									

-

REGISTER 6-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1

REGISTER 6-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1 (CONTINUED)

- bit 2 CMIF: Comparator Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 1 MI2C1IF: I2C1 Master Events Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 0 SI2C1IF: I2C1 Slave Events Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
_	DMA4IF	PMPIF	—	—	—	—	—				
bit 15							bit 8				
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
			DMA3IF	C1IF ⁽¹⁾	C1RXIF ⁽¹⁾	SPI2IF	SPI2EIF				
bit 7							bit (
Legend:											
R = Readat	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unki	nown				
				0 200000							
bit 15	Unimplemen	ted: Read as '	0'								
bit 14	•			Complete Interr	upt Flag Status	bit					
		equest has oc									
	0 = Interrupt request has not occurred										
bit 13	PMPIF: Paral	lel Master Por	Interrupt Flag	Status bit							
		nterrupt request has occurred									
	0 = Interrupt request has not occurred										
bit 12-5	•	ted: Read as '									
bit 4				Complete Interr	mplete Interrupt Flag Status bit						
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 										
h :# 0	•	Event Interrup		L:4(1)							
bit 3		-	-								
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 										
bit 2	•	•		errupt Flag Sta	itus bit ⁽¹⁾						
		C1RXIF: ECAN1 Receive Data Ready Interrupt Flag Status bit ⁽¹⁾ 1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred										
bit 1	SPI2IF: SPI2 Event Interrupt Flag Status bit										
	1 = Interrupt request has occurred										
	•	request has no									
bit 0		2 Error Interru	•	bit							
	•	request has oc									
	0 = interrupt I	request has no	loccurred								

REGISTER 6-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

Note 1: Interrupts disabled on devices without ECAN™ modules

R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
RTCIF	DMA5IF	—	_	_	—	—
						bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—				—	—
						bit 0

REGISTER 6-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14	RTCIF: Real-Time Clock/Calendar Interrupt Flag Status bit
	1 = Interrupt request has occurred0 = Interrupt request has not occurred
bit 13	DMA5IF: DMA Channel 5 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 12-0	Unimplemented: Read as '0'

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
			—			—	_				
bit 15							bit 8				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0				
	C1TXIF ⁽¹⁾	DMA7IF	DMA6IF	CRCIF	U2EIF	U1EIF	—				
bit 7							bit 0				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'					
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own				
bit 15-7	Unimplomen	ted: Dood oo '	0'								
	-	ted: Read as '									
bit 6			•	errupt Flag Stat	tus dit("						
		1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred										
bit 5	DMA7IF: DMA Channel 7 Data Transfer Complete Interrupt Flag Status bit										
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 										
	•	•									
bit 4	DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit										
	1 = Interrupt request has occurred										
	 0 = Interrupt request has not occurred CRCIF: CRC Generator Interrupt Flag Status bit 										
bit 3				tus bit							
		 Interrupt request has occurred Interrupt request has not occurred 									
	0 = Interrupt r	equest has no	toccurred								
bit 2	U2EIF: UART	2 Error Interru	pt Flag Status	bit							
		1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred										
bit 1	1 U1EIF: UART1 Error Interrupt Flag Status bit										
		equest has oc									
	0 = Interrupt r	equest has no	t occurred								
bit 0	Unimplemen	ted: Read as '	0'								

REGISTER 6-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

Note 1: Interrupts disabled on devices without ECAN™ modules.

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE
bit 15						•	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INTOIE
bit 7				•		•	bit 0

REGISTER 6-10: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14	DMA1IE: DMA Channel 1 Data Transfer Complete Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 13	AD1IE: ADC1 Conversion Complete Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 12	U1TXIE: UART1 Transmitter Interrupt Enable bit
	1 = Interrupt request enabled
b:t 44	0 = Interrupt request not enabled
bit 11	U1RXIE: UART1 Receiver Interrupt Enable bit
	 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 10	SPI1IE: SPI1 Event Interrupt Enable bit
2.11	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 9	SPI1EIE: SPI1 Error Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 8	T3IE: Timer3 Interrupt Enable bit
	1 = Interrupt request enabled
1.1.7	0 = Interrupt request not enabled
bit 7	T2IE: Timer2 Interrupt Enable bit
	 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 6	OC2IE: Output Compare Channel 2 Interrupt Enable bit
bit 0	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 5	IC2IE: Input Capture Channel 2 Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 4	DMA0IE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 3	T1IE: Timer1 Interrupt Enable bit
	 1 = Interrupt request enabled 0 = Interrupt request not enabled
	U - Interrupt request for enabled

REGISTER 6-10: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

bit 2	OC1IE: Output Compare Channel 1 Interrupt Enable bit
	 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 1	IC1IE: Input Capture Channel 1 Interrupt Enable bit
	1 = Interrupt request enabled0 = Interrupt request not enabled
bit 0	INT0IE: External Interrupt 0 Flag Status bit
	 1 = Interrupt request enabled 0 = Interrupt request not enabled

-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
R = Readable bit		W = Writable bit		U = Unimplemented bit, read a		d as '0'	
Legend:							
bit 7	•			•		•	bit
IC8IE	IC7IE	_	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit
U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

REGISTER 6-11: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1

bit 15	U2TXIE: UART2 Transmitter Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 14	U2RXIE: UART2 Receiver Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 13	INT2IE: External Interrupt 2 Enable bit
	1 = Interrupt request enabled
h# 40	0 = Interrupt request not enabled
bit 12	T5IE: Timer5 Interrupt Enable bit
	 I = Interrupt request enabled Interrupt request not enabled
bit 11	T4IE: Timer4 Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 10	OC4IE: Output Compare Channel 4 Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 9	OC3IE: Output Compare Channel 3 Interrupt Enable bit
	 I = Interrupt request enabled 0 = Interrupt request not enabled
bit 8	DMA2IE: DMA Channel 2 Data Transfer Complete Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 7	IC8IE: Input Capture Channel 8 Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 6	IC7IE: Input Capture Channel 7 Interrupt Enable bit
	1 = Interrupt request enabled
bit 5	 0 = Interrupt request not enabled Unimplemented: Read as '0'
bit 4	INT1IE: External Interrupt 1 Enable bit
DIL 4	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 3	CNIE: Input Change Notification Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled

E

REGISTER 6-11: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED)

 bit 2
 CMIE: Comparator Interrupt Enable bit

 1 = Interrupt request enabled
 0 = Interrupt request not enabled

 bit 1
 MI2C1IE: I2C1 Master Events Interrupt Enable bit

 1 = Interrupt request enabled
 0 = Interrupt request not enabled

 bit 0
 SI2C1IE: I2C1 Slave Events Interrupt Enable bit

 1 = Interrupt request enabled
 0 = Interrupt request not enabled

 bit 0
 SI2C1IE: I2C1 Slave Events Interrupt Enable bit

 1 = Interrupt request enabled
 0 = Interrupt request enabled

 0 = Interrupt request not enabled
 0 = Interrupt request not enabled

U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	DMA4IE	PMPIE	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	DMA3IE	C1IE ⁽¹⁾	C1RXIE ⁽¹⁾	SPI2IE	SPI2EIE
bit 7							bit 0

REGISTER 6-12: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

'1' = Bit is set

-n = Value at POR

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'

'0' = Bit is cleared

x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14	DMA4IE: DMA Channel 4 Data Transfer Complete Interrupt Enable bit
	 Interrupt request enabled Interrupt request not enabled
h# 40	
bit 13	PMPIE: Parallel Master Port Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 12-5	Unimplemented: Read as '0'
bit 4	DMA3IE: DMA Channel 3 Data Transfer Complete Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request has enabled
bit 3	C1IE: ECAN1 Event Interrupt Enable bit ⁽¹⁾
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 2	C1RXIE: ECAN1 Receive Data Ready Interrupt Enable bit ⁽¹⁾
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 1	SPI2IE: SPI2 Event Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 0	SPI2EIE: SPI2 Error Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled

Note 1: Interrupts disabled on devices without ECAN™ modules

U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
_	RTCIE	DMA5IE	—	—	—	—	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	_	—	—	—	—
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	Unimplemen	ted: Read as '	0'				
bit 14	RTCIE: Real-	Time Clock/Ca	lendar Interru	ot Enable bit			
	1 = Interrupt	request enabled	d				
	∩ = Interrupt (convoct not one	blod				

REGISTER 6-13: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

bit 15	Unimplemented: Read as '0'
bit 14	RTCIE: Real-Time Clock/Calendar Interrupt Enable bit
	1 = Interrupt request enabled0 = Interrupt request not enabled
bit 13	DMA5IE: DMA Channel 5 Data Transfer Complete Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 12-0	Unimplemented: Read as '0'

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
_	C1TXIE ⁽¹⁾	DMA7IE	DMA6IE	CRCIE	U2EIE	U1EIE	—
bit 7							bit 0
Legend:							

REGISTER 6-14: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7	Unimplemented: Read as '0'
bit 6	C1TXIE: ECAN1 Receive Data Ready Interrupt Enable bit ⁽¹⁾
	1 = Interrupt request occurred
	0 = Interrupt request not occurred
bit 5	DMA7IE: DMA Channel 7 Data Transfer Complete Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 4	DMA6IE: DMA Channel 6 Data Transfer Complete Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 3	CRCIE: CRC Generator Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 2	U2EIE: UART2 Error Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 1	U1EIE: UART1 Error Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 0	Unimplemented: Read as '0'

Note 1: Interrupts disabled on devices without ECAN[™] modules.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		T1IP<2:0>				OC1IP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		IC1IP<2:0>				INT0IP<2:0>	
bit 7							bit
Legend:							
R = Readabl	le bit	W = Writable b	bit	U = Unimplei	mented bit, rea	d as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
h:+ 45		ntad: Daad as fo	.,				
bit 15	-	nted: Read as '0					
bit 14-12		Timer1 Interrupt	5				
	111 = Intern •	upt is priority 7 (h	lignest priorit	y interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
		upt source is disa					
	Unimpleme	nted: Read as '0)'				
	Unimpleme OC1IP<2:0>	nted: Read as 'd •: Output Compa)' ire Channel 1	-	ity bits		
	Unimpleme OC1IP<2:0>	nted: Read as '0)' ire Channel 1	-	ity bits		
	Unimpleme OC1IP<2:0>	nted: Read as 'd •: Output Compa)' ire Channel 1	-	ity bits		
	Unimpleme OC1IP<2:0>	nted: Read as 'd •: Output Compa)' ire Channel 1	-	ity bits		
bit 11 bit 10-8	Unimpleme OC1IP<2:0> 111 = Intern • •	nted: Read as 'd •: Output Compa)' ire Channel 1	-	ity bits		
	Unimpleme OC1IP<2:0> 111 = Intern • • • 001 = Intern	nted: Read as 'C •: Output Compa upt is priority 7 (h	^{)'} re Channel 1 nighest priorit	-	ity bits		
bit 10-8	Unimpleme OC1IP<2:0> 111 = Intern	nted: Read as 'C •: Output Compa upt is priority 7 (h upt is priority 1	_{)'} re Channel 1 nighest priorit abled	-	ity bits		
	Unimpleme OC1IP<2:0> 111 = Intern • • • • • • • • • • • • • • • • • • •	nted: Read as 'o •: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa	₎ , re Channel 1 nighest priorit abled	y interrupt)			
bit 10-8 bit 7	Unimpleme OC1IP<2:0> 111 = Intern	nted: Read as ' •: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0	^{)'} re Channel 1 nighest priorit abled 5' channel 1 Inte	y interrupt) errupt Priority b			
bit 10-8 bit 7	Unimpleme OC1IP<2:0> 111 = Intern	nted: Read as 'C •: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as 'C Input Capture C	^{)'} re Channel 1 nighest priorit abled 5' channel 1 Inte	y interrupt) errupt Priority b			
bit 10-8 bit 7	Unimpleme OC1IP<2:0> 111 = Intern	nted: Read as 'C •: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as 'C Input Capture C	^{)'} re Channel 1 nighest priorit abled 5' channel 1 Inte	y interrupt) errupt Priority b			
bit 10-8 bit 7	Unimpleme OC1IP<2:0> 111 = Intern 001 = Intern 000 = Intern Unimpleme IC1IP<2:0>: 111 = Intern	nted: Read as ' •: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as ' Input Capture C upt is priority 7 (h	^{)'} re Channel 1 nighest priorit abled 5' channel 1 Inte	y interrupt) errupt Priority b			
bit 10-8 bit 7	Unimpleme OC1IP<2:0> 111 = Intern 001 = Intern Unimpleme IC1IP<2:0>: 111 = Intern 001 = Intern	nted: Read as '0 •: Output Compa upt is priority 7 (h upt source is disa nted: Read as '0 Input Capture C upt is priority 7 (h upt is priority 1	^{)'} re Channel 1 nighest priorit abled)' Channel 1 Inte nighest priorit	y interrupt) errupt Priority b			
bit 10-8 bit 7 bit 6-4	Unimpleme OC1IP<2:0> 111 = Intern 001 = Intern 000 = Intern Unimpleme IC1IP<2:0>: 111 = Intern 001 = Intern 000 = Intern	nted: Read as '0 •: Output Compa upt is priority 7 (h upt source is disa nted: Read as '0 Input Capture C upt is priority 7 (h upt is priority 1 upt source is disa	_{o'} re Channel 1 highest priorit abled by channel 1 Inte highest priorit	y interrupt) errupt Priority b			
bit 10-8 bit 7 bit 6-4 bit 3	Unimpleme OC1IP<2:0> 111 = Intern 001 = Intern 000 = Intern Unimpleme IC1IP<2:0>: 111 = Intern 001 = Intern 000 = Intern Unimpleme	nted: Read as '0 •: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0 Input Capture C upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0	^{)'} re Channel 1 nighest priorit abled)' channel 1 Inte nighest priorit abled	ry interrupt) errupt Priority b y interrupt)			
bit 10-8 bit 7 bit 6-4 bit 3	Unimpleme OC1IP<2:0> 111 = Intern 001 = Intern Unimpleme IC1IP<2:0>: 111 = Intern 001 = Intern 000 = Intern Unimpleme INT0IP<2:0>	nted: Read as '0 •: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0 upt is priority 1 upt source is disa nted: Read as '0 •: External Intern	^{o'} re Channel 1 highest priorit abled o' channel 1 Inte highest priorit abled	y interrupt) errupt Priority b y interrupt) bits			
bit 10-8 bit 7 bit 6-4 bit 3	Unimpleme OC1IP<2:0> 111 = Intern 001 = Intern Unimpleme IC1IP<2:0>: 111 = Intern 001 = Intern 000 = Intern Unimpleme INT0IP<2:0>	nted: Read as '0 •: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0 Input Capture C upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0	^{o'} re Channel 1 highest priorit abled o' channel 1 Inte highest priorit abled	y interrupt) errupt Priority b y interrupt) bits			
bit 10-8 bit 7 bit 6-4 bit 3	Unimpleme OC1IP<2:0> 111 = Intern 001 = Intern Unimpleme IC1IP<2:0>: 111 = Intern 001 = Intern 000 = Intern Unimpleme INT0IP<2:0>	nted: Read as '0 •: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0 upt is priority 1 upt source is disa nted: Read as '0 •: External Intern	^{o'} re Channel 1 highest priorit abled o' channel 1 Inte highest priorit abled	y interrupt) errupt Priority b y interrupt) bits			
bit 10-8 bit 7	Unimpleme OC1IP<2:0> 111 = Intern 001 = Intern Unimpleme IC1IP<2:0>: 111 = Intern 001 = Intern 000 = Intern Unimpleme INT0IP<2:0> 111 = Intern	nted: Read as '0 •: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0 Input Capture C upt is priority 7 (h upt source is disa nted: Read as '0 •: External Internut upt is priority 7 (h	^{o'} re Channel 1 highest priorit abled o' channel 1 Inte highest priorit abled	y interrupt) errupt Priority b y interrupt) bits			
bit 10-8 bit 7 bit 6-4 bit 3	Unimpleme OC1IP<2:0> 111 = Intern 001 = Intern 000 = Intern Unimpleme IC1IP<2:0> 111 = Intern 001 = Intern Unimpleme INT0IP<2:0> 111 = Intern	nted: Read as '0 •: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0 upt is priority 1 upt source is disa nted: Read as '0 •: External Intern	^{o'} re Channel 1 highest priorit abled o' channel 1 Inte highest priorit abled o' upt 0 Priority highest priorit	y interrupt) errupt Priority b y interrupt) bits			

REGISTER 6-15: IPC0: INTERRUPT PRIORITY CONTROL REGISTER 0

-

REGISTER 6-16: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		T2IP<2:0>		—		OC2IP<2:0>	
bit 15	·				•		bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	10.00-1	IC2IP<2:0>	10.00-0	_		DMA0IP<2:0>	10.00-0
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable b	oit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own
bit 15	Unimplomo	nted: Read as 'o	,				
bit 14-12	=	Timer2 Interrupt					
		upt is priority 7 (h	-	tv interrunt)			
	•		ingineer priori	(j interrupt)			
	•						
	• 001 - Interr	upt is priority 1					
		upt source is disa	abled				
bit 11		nted: Read as '0					
bit 10-8	-	: Output Compa		2 Interrupt Prior	ity bits		
		upt is priority 7 (h		-			
	•		J	· J			
	•						
	• • 001 = Intern	unt is priority 1					
		upt is priority 1 upt source is disa	abled				
bit 7	000 = Interr	upt source is disa					
	000 = Intern Unimpleme	upt source is disa nted: Read as '0)'	errupt Priority b	its		
	000 = Intern Unimpleme IC2IP<2:0>:	upt source is disa)' hannel 2 Int		its		
	000 = Intern Unimpleme IC2IP<2:0>:	upt source is disa nted: Read as '0 Input Capture C)' hannel 2 Int		its		
	000 = Intern Unimpleme IC2IP<2:0>:	upt source is disa nted: Read as '0 Input Capture C)' hannel 2 Int		its		
	000 = Intern Unimpleme IC2IP<2:0>: 111 = Intern • •	upt source is disa nted: Read as 'C Input Capture C upt is priority 7 (h)' hannel 2 Int		its		
	000 = Intern Unimpleme IC2IP<2:0>: 111 = Intern	upt source is disa nted: Read as '0 Input Capture C) [,] hannel 2 Int nighest priori		its		
bit 6-4	000 = Intern Unimpleme IC2IP<2:0>: 111 = Intern	upt source is disa nted: Read as 'C Input Capture C upt is priority 7 (h upt is priority 1	₎ , hannel 2 Int highest priori abled		its		
bit 6-4 bit 3	000 = Intern Unimpleme IC2IP<2:0>: 111 = Intern	upt source is disa nted: Read as 'C Input Capture C upt is priority 7 (h upt is priority 1 upt source is disa	₎ , hannel 2 Int highest priori abled	ty interrupt)		rity bits	
bit 6-4 bit 3	000 = Intern Unimpleme IC2IP<2:0>: 111 = Intern	upt source is disa nted: Read as 'C Input Capture C upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as 'C)' hannel 2 Int highest priori abled)' el 0 Data Tra	ty interrupt) nsfer Complete		rity bits	
bit 6-4 bit 3	000 = Intern Unimpleme IC2IP<2:0>: 111 = Intern	upt source is disa nted: Read as '0 Input Capture C upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0 0>: DMA Channe)' hannel 2 Int highest priori abled)' el 0 Data Tra	ty interrupt) nsfer Complete		rity bits	
bit 6-4 bit 3	000 = Intern Unimpleme IC2IP<2:0>: 111 = Intern	upt source is disa nted: Read as '0 Input Capture C upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0 0>: DMA Channe)' hannel 2 Int highest priori abled)' el 0 Data Tra	ty interrupt) nsfer Complete		rity bits	
bit 7 bit 6-4 bit 3 bit 2-0	000 = Intern Unimpleme IC2IP<2:0>: 111 = Intern 001 = Intern 000 = Intern Unimpleme DMA0IP<2:0 111 = Intern	upt source is disa nted: Read as '0 Input Capture C upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0 0>: DMA Channe)' hannel 2 Int highest priori abled)' el 0 Data Tra	ty interrupt) nsfer Complete		rity bits	

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
		U1RXIP<2:0>		—		SPI1IP<2:0>				
oit 15							bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
		SPI1EIP<2:0>		—		T3IP<2:0>				
bit 7							bit			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own			
bit 15	Unimplom	nted: Dood op '	`							
	-	ented: Read as '		t Driarity bita						
bit 14-12		0>: UART1 Rece	•	•						
	•	rupt is priority 7 (I	lignest priori	ty interrupt)						
	•									
	•									
		rupt is priority 1								
		rupt source is dis								
bit 11	-	ented: Read as '								
bit 10-8	SPI1IP<2:0>: SPI1 Event Interrupt Priority bits									
	111 = Interi	rupt is priority 7 (I	nighest priori	ty interrupt)						
	•									
	•									
	001 = Interi	rupt is priority 1								
		rupt source is dis	abled							
bit 7	Unimpleme	ented: Read as ')'							
bit 6-4	SPI1EIP<2:	:0>: SPI1 Error Ir	terrupt Prior	ity bits						
		rupt is priority 7 (I	-	-						
	•	, , ,	0	, , , , , , , , , , , , , , , , , , ,						
	•									
	•	sunt in priority 1								
		rupt is priority 1	abled							
		riint source is ais:								
hit 3		rupt source is dis								
	Unimpleme	ented: Read as ')'							
	Unimpleme T3IP<2:0>:	ented: Read as ' Timer3 Interrupt)' Priority bits	ty intorrunt)						
	Unimpleme T3IP<2:0>:	ented: Read as ')' Priority bits	ty interrupt)						
bit 3 bit 2-0	Unimpleme T3IP<2:0>:	ented: Read as ' Timer3 Interrupt)' Priority bits	ty interrupt)						
	Unimpleme T3IP<2:0>: 111 = Inter • •	ented: Read as '(Timer3 Interrupt rupt is priority 7 (I)' Priority bits	ty interrupt)						
	Unimpleme T3IP<2:0>: 111 = Inter • • • 001 = Inter	ented: Read as ' Timer3 Interrupt	₎ ' Priority bits highest priori	ty interrupt)						

REGISTER 6-17: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2

	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	_		—	_		DMA1IP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		AD1IP<2:0>		—		U1TXIP<2:0>	
bit 7							bit
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, re	ad as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own
bit 15-11	-	ted: Read as '					
bit 10-8		>: DMA Chann		-	Interrupt Price	ority bits	
	111 = Interru	pt is priority 7 (I	highest priorit	ty interrupt)			
	•						
	•						
	001 = Interru	pt is priority 1					
	000 = Interru	pt source is dis	abled				
bit 7		pt source is dis i ted: Read as 'i					
	Unimplemen	-)'	e Interrupt Prio	rity bits		
	Unimplemen AD1IP<2:0>:	ted: Read as '	o' sion Complet	•	rity bits		
	Unimplemen AD1IP<2:0>:	ted: Read as ' ADC1 Convers	o' sion Complet	•	rity bits		
	Unimplemen AD1IP<2:0>:	ted: Read as ' ADC1 Convers	o' sion Complet	•	rity bits		
bit 7 bit 6-4	Unimplemen AD1IP<2:0>: 111 = Interru • •	ted: Read as ' ADC1 Convers pt is priority 7 (I	o' sion Complet	•	rity bits		
	Unimplemen AD1IP<2:0>: 111 = Interru • • • 001 = Interru	ted: Read as ' ADC1 Convers pt is priority 7 (I	_D ' sion Complet nighest priorit	•	rity bits		
bit 6-4	Unimplemen AD1IP<2:0>: 111 = Interru	ted: Read as ' ADC1 Convers pt is priority 7 (l pt is priority 1	_D ' sion Complet highest priorit abled	•	rity bits		
bit 6-4 bit 3	Unimplemen AD1IP<2:0>: 111 = Interru • • 001 = Interru 000 = Interru Unimplemen	ted: Read as ' ADC1 Convers pt is priority 7 (l pt is priority 1 pt source is dis	_D , sion Complet highest priorit abled D,	ty interrupt)	rity bits		
bit 6-4 bit 3	Unimplemen AD1IP<2:0>: 111 = Interru • • 001 = Interru 000 = Interru Unimplemen U1TXIP<2:0>	ted: Read as ' ADC1 Convers pt is priority 7 (l pt is priority 1 pt source is dis ted: Read as '	_D , sion Complet highest priorit abled D, smitter Interru	ty interrupt) upt Priority bits	rity bits		
	Unimplemen AD1IP<2:0>: 111 = Interru • • 001 = Interru 000 = Interru Unimplemen U1TXIP<2:0>	hted: Read as ' ADC1 Convers pt is priority 7 (pt is priority 1 pt source is dis hted: Read as ' : UART1 Trans	_D , sion Complet highest priorit abled D, smitter Interru	ty interrupt) upt Priority bits	rity bits		
bit 6-4 bit 3	Unimplemen AD1IP<2:0>: 111 = Interru 001 = Interru 000 = Interru Unimplemen U1TXIP<2:0> 111 = Interru	ADC1 Convers ADC1 Convers pt is priority 7 (I pt is priority 1 pt source is dis Ited: Read as fi UART1 Trans pt is priority 7 (I	_D , sion Complet highest priorit abled D, smitter Interru	ty interrupt) upt Priority bits	rity bits		
bit 6-4 bit 3	Unimplemen AD1IP<2:0>: 111 = Interru	ADC1 Convers ADC1 Convers pt is priority 7 (I pt is priority 1 pt source is dis Ited: Read as fi UART1 Trans pt is priority 7 (I	_D , sion Complet nighest priorit abled D, smitter Interru nighest priorit	ty interrupt) upt Priority bits	rity bits		

REGISTER 6-18: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_		CNIP<2:0>		_		CMIP<2:0>				
bit 15							bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
—		MI2C1IP<2:0>		—		SI2C1IP<2:0>				
bit 7							bit			
Legend:										
R = Readab	le bit	W = Writable I	bit	U = Unimple	mented bit, rea	ad as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	iown			
bit 15	Unimpleme	ented: Read as '()'							
bit 14-12	-	: Change Notifica		t Priority bits						
		rupt is priority 7 (h	•	•						
	•									
	•									
	001 = Inter	rupt is priority 1								
		rupt source is disa	abled							
bit 11	Unimpleme	ented: Read as ')'							
bit 10-8	CMIP<2:0>: Comparator Interrupt Priority bits									
	111 = Inter	rupt is priority 7 (I	nighest priori	ty interrupt)						
	•									
	•									
	001 = Inter	rupt is priority 1								
	000 = Inter	rupt source is disa	abled							
bit 7	Unimpleme	ented: Read as 'o)'							
bit 6-4	MI2C1IP<2	::0>: I2C1 Master	Events Inter	rupt Priority bit	S					
	111 = Inter	rupt is priority 7 (ł	nighest priori	ty interrupt)						
	•									
	•									
	001 = Inter	rupt is priority 1								
	000 = Inter	rupt source is disa	abled							
bit 3	Unimpleme	ented: Read as 'o)'							
bit 2-0	SI2C1IP<2	:0>: I2C1 Slave E	vents Interru	pt Priority bits						
	111 = Inter	rupt is priority 7 (ł	nighest priori	ty interrupt)						
	•									
	•									
	•									
	• 001 = Inter	rupt is priority 1								

REGISTER 6-19: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4

-

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		IC8IP<2:0>				IC7IP<2:0>	
bit 15							bit
						DAMO	DAMA
U-0	U-1	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
						INT1IP<2:0>	b :4
bit 7							bit
Legend:							
R = Readab	adable bit W = Writable bit			U = Unimplen	nented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	Unimpleme	nted: Read as 'd)'				
bit 14-12	IC8IP<2:0>:	Input Capture C	hannel 8 Inte	errupt Priority bi	ts		
		upt is priority 7 (I					
	•		•				
	•						
	• 001 = Interr	upt is priority 1					
		upt source is disa	abled				
bit 11		nted: Read as '(
bit 10-8	•	Input Capture C		errupt Priority bi	ts		
		upt is priority 7 (I					
	•		0				
	•						
	• 001 = Interr	upt is priority 1					
		upt source is disa	abled				
bit 7-3		nted: Read as '(
	-	External Interr		bits			
bit 2-0							
bit 2-0	111 = Interru	upt is priority 7 (h	niahest priorit	v interrupt)			
bit 2-0	111 = Interru •	upt is priority 7 (I	nighest priorit	y interrupt)			
bit 2-0	111 = Intern • •	upt is priority 7 (ł	nighest priorit	y interrupt)			
bit 2-0	• •	upt is priority 7 (ł upt is priority 1	nighest priorit	y interrupt)			

REGISTER 6-20: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		T4IP<2:0>				OC4IP<2:0>	
bit 15					•		bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		OC3IP<2:0>				DMA2IP<2:0>	
bit 7							bit
Legend:							
R = Readable bit W = Writable bit U = Ur				U = Unimple	mented bit, rea	d as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	Unimpleme	nted: Read as '0)'				
bit 14-12	-	Timer4 Interrupt					
		upt is priority 7 (h	•	ty interrupt)			
	•						
	•						
	• 001 = Intern	upt is priority 1					
		upt is priority 1 upt source is disa	abled				
bit 11	000 = Interr						
bit 11 bit 10-8	000 = Intern Unimpleme	upt source is disa)'	Interrupt Prior	ity bits		
	000 = Interr Unimpleme OC4IP<2:0>	upt source is disa nted: Read as '0)' re Channel 4	-	ity bits		
	000 = Interr Unimpleme OC4IP<2:0>	upt source is disa nted: Read as '0 -: Output Compa)' re Channel 4	-	ity bits		
	000 = Interr Unimpleme OC4IP<2:0>	upt source is disa nted: Read as '0 -: Output Compa)' re Channel 4	-	ity bits		
	000 = Intern Unimpleme OC4IP<2:0> 111 = Intern •	upt source is disa nted: Read as 'c >: Output Compa upt is priority 7 (h)' re Channel 4	-	ity bits		
	000 = Intern Unimpleme OC4IP<2:0> 111 = Intern	upt source is disa nted: Read as '0 -: Output Compa	₎ , re Channel 4 highest priorit	-	ity bits		
	000 = Intern Unimpleme OC4IP<2:0> 111 = Intern	upt source is disa nted: Read as '0 >: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa	₎ , re Channel 4 nighest priorit abled	-	ity bits		
bit 10-8	000 = Intern Unimpleme OC4IP<2:0> 111 = Intern	upt source is disa nted: Read as '0 >: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0	₎ , re Channel 4 nighest priorit abled	ty interrupt)			
bit 10-8 bit 7	000 = Intern Unimpleme OC4IP<2:0> 111 = Intern • • 001 = Intern 000 = Intern Unimpleme OC3IP<2:0>	upt source is disa nted: Read as '0 >: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa)' re Channel 4 highest priorit abled)' re Channel 3	ty interrupt) 3 Interrupt Prior			
bit 10-8 bit 7	000 = Intern Unimpleme OC4IP<2:0> 111 = Intern • • 001 = Intern 000 = Intern Unimpleme OC3IP<2:0>	upt source is disa nted: Read as '0 >: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0 >: Output Compa)' re Channel 4 highest priorit abled)' re Channel 3	ty interrupt) 3 Interrupt Prior			
bit 10-8 bit 7	000 = Intern Unimpleme OC4IP<2:0> 111 = Intern • • 001 = Intern 000 = Intern Unimpleme OC3IP<2:0>	upt source is disa nted: Read as '0 >: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0 >: Output Compa)' re Channel 4 highest priorit abled)' re Channel 3	ty interrupt) 3 Interrupt Prior			
bit 10-8 bit 7	000 = Intern Unimpleme OC4IP<2:0> 111 = Intern 001 = Intern 000 = Intern Unimpleme OC3IP<2:0> 111 = Intern	upt source is disa nted: Read as '0 : Output Compa upt is priority 7 (h upt source is disa nted: Read as '0 : Output Compa upt is priority 7 (h)' re Channel 4 highest priorit abled)' re Channel 3	ty interrupt) 3 Interrupt Prior			
bit 10-8 bit 7	000 = Intern Unimpleme OC4IP<2:0> 111 = Intern 001 = Intern 000 = Intern Unimpleme OC3IP<2:0> 111 = Intern	upt source is disa nted: Read as '0 >: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0 >: Output Compa	^{)'} re Channel 4 nighest priorit abled)' re Channel 3 nighest priorit	ty interrupt) 3 Interrupt Prior			
bit 10-8 bit 7 bit 6-4	000 = Intern Unimpleme OC4IP<2:0> 111 = Intern 001 = Intern Unimpleme OC3IP<2:0> 111 = Intern 001 = Intern 001 = Intern 000 = Intern	upt source is disa nted: Read as '0 -: Output Compa upt is priority 7 (h upt source is disa nted: Read as '0 -: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa	^{)'} re Channel 4 highest priorit abled)' re Channel 3 highest priorit	ty interrupt) 3 Interrupt Prior			
bit 10-8 bit 7 bit 6-4 bit 3	000 = Intern Unimpleme OC4IP<2:0> 111 = Intern 001 = Intern 000 = Intern Unimpleme OC3IP<2:0> 111 = Intern 001 = Intern 000 = Intern Unimpleme	upt source is disa nted: Read as '0 >: Output Compa upt is priority 7 (h upt source is disa nted: Read as '0 >: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0	^{)'} re Channel 4 highest priorit abled ^{)'} re Channel 3 highest priorit abled	ty interrupt) 3 Interrupt Prior ty interrupt)	ity bits	ity bits	
bit 10-8 bit 7	000 = Intern Unimpleme OC4IP<2:0> 111 = Intern 001 = Intern 000 = Intern Unimpleme OC3IP<2:0> 111 = Intern 001 = Intern 000 = Intern Unimpleme DMA2IP<2:0	upt source is disa nted: Read as '0 -: Output Compa upt is priority 7 (h upt source is disa nted: Read as '0 -: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa)' re Channel 4 highest priorit abled)' re Channel 3 highest priorit abled	ty interrupt) B Interrupt Prior ty interrupt)	ity bits	ity bits	
bit 10-8 bit 7 bit 6-4 bit 3	000 = Intern Unimpleme OC4IP<2:0> 111 = Intern 001 = Intern 000 = Intern Unimpleme OC3IP<2:0> 111 = Intern 001 = Intern 000 = Intern Unimpleme DMA2IP<2:0	upt source is disa nted: Read as '0 >: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0 >: Output Compa upt is priority 7 (h upt source is disa nted: Read as '0 0): DMA Channe)' re Channel 4 highest priorit abled)' re Channel 3 highest priorit abled	ty interrupt) B Interrupt Prior ty interrupt)	ity bits	ity bits	
bit 10-8 bit 7 bit 6-4 bit 3	000 = Intern Unimpleme OC4IP<2:0> 111 = Intern 001 = Intern 000 = Intern Unimpleme OC3IP<2:0> 111 = Intern 001 = Intern 000 = Intern Unimpleme DMA2IP<2:0	upt source is disa nted: Read as '0 >: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0 >: Output Compa upt is priority 7 (h upt source is disa nted: Read as '0 0): DMA Channe)' re Channel 4 highest priorit abled)' re Channel 3 highest priorit abled	ty interrupt) B Interrupt Prior ty interrupt)	ity bits	ity bits	
bit 10-8 bit 7 bit 6-4 bit 3	000 = Intern Unimpleme OC4IP<2:0> 111 = Intern 001 = Intern Unimpleme OC3IP<2:0> 111 = Intern 001 = Intern 000 = Intern Unimpleme DMA2IP<2:(111 = Intern	upt source is disa nted: Read as '0 >: Output Compa upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0 >: Output Compa upt is priority 7 (h upt source is disa nted: Read as '0 0): DMA Channe)' re Channel 4 highest priorit abled)' re Channel 3 highest priorit abled	ty interrupt) B Interrupt Prior ty interrupt)	ity bits	ity bits	

REGISTER 6-21: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		U2TXIP<2:0>		—		U2RXIP<2:0>					
bit 15							bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		INT2IP<2:0>		_		T5IP<2:0>					
bit 7							bit				
Legend:											
R = Readable bit W = Writable bit				U = Unimple	mented bit, rea	nd as '0'					
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own				
bit 15	Unimpleme	ented: Read as '	0'								
bit 14-12		0>: UART2 Trans									
	111 = Interr	rupt is priority 7 (I	highest priori	ty interrupt)							
	•										
	•										
		001 = Interrupt is priority 1									
		000 = Interrupt source is disabled									
bit 11	-	Unimplemented: Read as '0'									
bit 10-8											
	111 = Interr	rupt is priority 7 (I	nignest priori	ty interrupt)							
	•										
	•										
		upt is priority 1 upt source is dis	ablad								
bit 7		ented: Read as '									
bit 6-4	-	>: External Interr		, bito							
DIL 0-4		upt is priority 7 (I									
	•		nightest phon	ty menupt)							
	•										
	• 001 – Intor r	unt is priority 1									
		upt is priority 1 upt source is dis	abled								
bit 3		ented: Read as '									
bit 2-0	-	Timer5 Interrupt									
		upt is priority 7 (I	-	ty interrupt)							
	•										
	•										
	-										
	001 = Interr	upt is priority 1									

REGISTER 6-22: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_		C1IP<2:0> ⁽¹⁾		—		C1RXIP<2:0>(1)			
bit 15							bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
		SPI2IP<2:0>				SPI2EIP<2:0>				
bit 7							bit			
Legend:										
R = Readab		W = Writable	bit	•	mented bit, re	ad as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown			
bit 15	Unimpleme	ented: Read as ')'							
bit 14-12	C1IP<2:0>:	ECAN1 Event In	terrupt Priori	ity bits ⁽¹⁾						
	111 = Interr	upt is priority 7 (I	nighest priori	ty interrupt)						
	•									
	•									
		upt is priority 1								
		upt source is dis								
bit 11	-	ented: Read as '			(1)					
bit 10-8		C1RXIP<2:0>: ECAN1 Receive Data Ready Interrupt Priority bits ⁽¹⁾ 111 = Interrupt is priority 7 (highest priority interrupt)								
	111 = Interr •	upt is priority 7 (r	nignest priori	ty interrupt)						
	•									
	•									
		upt is priority 1 upt source is dis	abled							
bit 7		ented: Read as '								
bit 6-4		>: SPI2 Event Int		ty hits						
		upt is priority 7 (I	•							
	•		J	5						
	•									
	• 001 = Interr	upt is priority 1								
		upt source is dis	abled							
bit 3	Unimpleme	ented: Read as ')'							
bit 2-0	SPI2EIP<2:	0>: SPI2 Error Ir	nterrupt Prior	ity bits						
	111 = Interr	upt is priority 7 (I	nighest priori	ty interrupt)						
	•									
	•									
	001 = Interr	upt is priority 1								

REGISTER 6-23: IPC8: INTERRUPT PRIORITY CONTROL REGISTER 8

Note 1: Interrupts disabled on devices without ECAN[™] modules

REGISTER 6-24: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—
						bit 8
U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	_	_	_		DMA3IP<2:0>	
•		•	•			bit 0
	_				U-0 U-0 U-0 U-0 R/W-1	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 Unimplemented: Read as '0'

DMA3IP<2:0>: DMA Channel 3 Data Transfer Complete Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

•

bit 2-0

001 = Interrupt is priority 1

000 = Interrupt source is disabled

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
0-0	0-0	0-0	0-0	0-0	R/W-1	DMA4IP<2:0>	R/ W-U
		_	_	_		DIVIA4IP<2.0>	1.1
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—		PMPIP<2:0>					
bit 7							bit
Legend:							
R = Readab		W = Writable		•	mented bit, rea		
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkn	own
	• • 001 = Interr	upt is priority 7 (upt is priority 1 upt source is dis		ty interrupt)			
bit 7		nted: Read as '					
bit 6-4	-	>: Parallel Maste		pt Priority bits			
	111 = Interr • • 001 = Interr	upt is priority 7 (upt is priority 1 upt source is dis	highest priori				
bit 3-0	Unimpleme	nted: Read as '	0'				

REGISTER 6-25: IPC11: INTERRUPT PRIORITY CONTROL REGISTER 11

REGISTER			_			-	
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—		_	—	—		RTCIP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
		DMA5IP<2:0>		_		_	
bit 7							bit (
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at	t POR	'1' = Bit is set		0' = Bit is cleared x = Bit is unknown			nown
	111 = Interru • • 001 = Interru	: Real-Time Clo pt is priority 7 (I pt is priority 1 pt source is dis	highest priori				
bit 7	Unimplemer	nted: Read as '	0'				
bit 6-4	111 = Interru • • 001 = Interru	>: DMA Chann pt is priority 7 (l pt is priority 1 pt source is dis	highest priori	•	Interrupt Prior	ity bits	
bit 3-0		nted: Read as '					
	-						

REGISTER 6-26: IPC15: INTERRUPT PRIORITY CONTROL REGISTER 15

E

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_		CRCIP<2:0>		—		U2EIP<2:0>				
oit 15							bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
—		U1EIP<2:0>		—	—	—				
bit 7							bit			
Legend:										
R = Readable bit W = Writable bit			U = Unimple	mented bit, rea	d as '0'					
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown			
bit 15	Unimpleme	ented: Read as '	0'							
bit 14-12	CRCIP<2:0	>: CRC Generat	or Error Inter	rupt Flag Priori	ty bits					
	111 = Interr	upt is priority 7 (highest priori	ty interrupt)	-					
	•									
	•									
	• 001 - Intorr	upt is priority 1								
		upt source is dis	abled							
bit 11		ented: Read as '								
bit 10-8	-	: UART2 Error I		ity hite						
			•							
	•	11 = Interrupt is priority 7 (highest priority interrupt)								
	•									
	•									
		upt is priority 1	م ا ا م							
	000 = Interrupt source is disabled									
					Unimplemented: Read as '0'					
	Unimpleme		0'							
	Unimpleme U1EIP<2:0>	: UART1 Error I	0' nterrupt Prio							
	Unimpleme U1EIP<2:0>		0' nterrupt Prio							
	Unimpleme U1EIP<2:0>	: UART1 Error I	0' nterrupt Prio							
	Unimpleme U1EIP<2:0>	: UART1 Error I	0' nterrupt Prio							
bit 7 bit 6-4	Unimpleme U1EIP<2:0> 111 = Interr • • • • 001 = Interr	UART1 Error I upt is priority 7 (upt is priority 1	^{0'} nterrupt Prior highest priori							
	Unimpleme U1EIP<2:0> 111 = Interr	 UART1 Error I upt is priority 7 (₀ ' nterrupt Prior highest priori abled							

REGISTER 6-27: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	_	_		_		C1TXIP<2:0>(1)	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		DMA7IP<2:0>		—		DMA6IP<2:0>	
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable b	oit	U = Unimpler	nented bit, re	ad as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkno	own
bit 15-11	Unimpleme	nted: Read as 'd)'				
bit 10-8	-	>: ECAN1 Trans		quest Interrupt	Priority bits ⁽¹⁾		
		upt is priority 7 (h			,		
	•		U	,			
	•						
	•	upt is priority 1					
		upt is priority i upt source is disa	abled				
bit 7		nted: Read as '0					
bit 6-4	-	0>: DMA Channe		nsfer Complete	Interrupt Pric	prity bits	
		upt is priority 7 (h		•		- y	
	•		0	, ,			
	•						
	• •	unt in priority 1					
		upt is priority 1	abled				
hit 3	000 = Interr	upt source is disa					
	000 = Intern Unimpleme	upt source is disanted: Read as 'o)'	nsfor Complete	Interrupt Pric	vrity, bito	
	000 = Interru Unimpleme DMA6IP<2:0	upt source is disa nted: Read as '0 >: DMA Channe)' el 6 Data Trai	•	Interrupt Pric	prity bits	
	000 = Interru Unimpleme DMA6IP<2:0	upt source is disanted: Read as 'o)' el 6 Data Trai	•	Interrupt Pric	prity bits	
	000 = Interru Unimpleme DMA6IP<2:0	upt source is disa nted: Read as '0 >: DMA Channe)' el 6 Data Trai	•	Interrupt Pric	ority bits	
bit 3 bit 2-0	000 = Intern Unimpleme DMA6IP<2:(111 = Intern • •	upt source is disa nted: Read as 'O D>: DMA Channe upt is priority 7 (h)' el 6 Data Trai	•	Interrupt Pric	prity bits	
	000 = Intern Unimpleme DMA6IP<2:(111 = Intern • • • 001 = Intern	upt source is disa nted: Read as '0 >: DMA Channe)' el 6 Data Trai nighest priorit	•	Interrupt Pric	ority bits	

REGISTER 6-28: IPC17: INTERRUPT PRIORITY CONTROL REGISTER 17

Note 1: Interrupts disabled on devices without ECAN™ modules

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0	
<u> </u>	—	—			ILF	R<3:0>		
bit 15							bit	
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
_				VECNUM<6:0	>			
bit 7							bit	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplen	nented bit, rea	ad as '0'		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown	
	• • 0001 = CPU	I Interrupt Priorit	ty Level is 1					
bit 7	Unimpleme	nted: Read as '	0'					
bit 6-0	VECNUM: V	VECNUM: Vector Number of Pending Interrupt bits						
	0111111 =	Interrupt Vector	pending is nu	mber 135				
	•							
		Interrupt Vector						

REGISTER 6-29: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

-

6.4 Interrupt Setup Procedures

6.4.1 INITIALIZATION

To configure an interrupt source at initialization:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level depends on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources can be programmed to the same non-zero value.

Note:	At a device Reset, the IPCx registers are
	initialized such that all user interrupt
	sources are assigned to priority level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

6.4.2 INTERRUPT SERVICE ROUTINE

The method used to declare an ISR and initialize the IVT with the correct vector address depends on the programming language (C or assembler) and the language development tool suite used to develop the application.

In general, the user application must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the program re-enters the ISR immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

6.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

6.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using this procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the ${\tt POP}$ instruction can be used to restore the previous SR value.

Note:	Only user interrupts with a priority level of
	7 or lower can be disabled. Trap sources
	(level 8-level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

NOTES:

7.0 DIRECT MEMORY ACCESS (DMA)

Note: This data sheet summarizes the features PIC24HJ32GP302/304. of the PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the PIC24H Family Reference Manual, "Section 22. Direct Memory Access (DMA)" (DS70223), which is available from the Microchip website (www.microchip.com).

Direct Memory Access (DMA) is a very efficient mechanism of copying data between peripheral SFRs (e.g., UART Receive register, Input Capture 1 buffer), and buffers or variables stored in RAM, with minimal CPU intervention. The DMA controller can automatically copy entire blocks of data without requiring the user software to read or write the peripheral Special Function Registers (SFRs) every time a peripheral interrupt occurs. The DMA controller uses a dedicated bus for data transfers and therefore, does not steal cycles from the code execution flow of the CPU. To exploit the DMA capability, the corresponding user buffers or variables must be located in DMA RAM.

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 peripherals that can utilize DMA are listed in Table 7-1.

DMAxREQ Register IRQSEL<6:0> Bits	DMAxPAD Register Values to Read From Peripheral	DMAxPAD Register Values to Write to Peripheral	
0000000	—	—	
0000001	0x0140 (IC1BUF)	—	
0000010	—	0x0182 (OC1R)	
0000010	—	0x0180 (OC1RS)	
0000101	0x0144 (IC2BUF)	—	
0000110	—	0x0188 (OC2R)	
0000110	—	0x0186 (OC2RS)	
0000111	—	—	
0001000	—	—	
0001010	0x0248 (SPI1BUF)	0x0248 (SPI1BUF)	
0001011	0x0226 (U1RXREG)	—	
0001100	—	0x0224 (U1TXREG)	
0001101	0x0300 (ADC1BUF0)	—	
0011110	0x0236 (U2RXREG)	—	
0011111	—	0x0234 (U2TXREG)	
0100001	0x0268 (SPI2BUF)	0x0268 (SPI2BUF)	
0100010	0x0440 (C1RXD)	—	
0101101	0x0608 (PMDIN1)	0x0604 (PMDOUT1)	
1000110	—	0x0442 (C1TXD)	
	IRQSEL<6:0> Bits 0000000 0000001 0000010 0000010 000010 000010 0000110 0000110 0000110 0000110 0000110 0000111 0001000 0001011 0001101 0001101 0001101 0001101 0001101 0001101 0001101 0001101 0001101 0001101 0011110 0100001 0100010 0101101	DMAXREQ Register IRQSEL<6:0> Bits Values to Read From Peripheral 0000000 — 0000001 0x0140 (IC1BUF) 0000010 — 0000010 — 0000010 — 0000010 — 0000010 — 0000010 0x0140 (IC1BUF) 0000100 — 0000101 0x0144 (IC2BUF) 0000110 — 0000110 — 0000110 — 0000110 — 00001010 — 0001010 0x0248 (SPI1BUF) 00010101 0x0226 (U1RXREG) 0001101 0x0300 (ADC1BUF0) 0001101 0x0236 (U2RXREG) 0011111 — 0100001 0x0248 (SPI2BUF) 0100001 0x0440 (C1RXD)	

TABLE 7-1: DMA CHANNEL TO PERIPHERAL ASSOCIATIONS

The DMA controller features eight identical data transfer channels.

Each channel has its own set of control and status registers. Each DMA channel can be configured to copy data either from buffers stored in dual port DMA RAM to peripheral SFRs, or from peripheral SFRs to buffers in DMA RAM.

The DMA controller supports the following features:

- · Eight DMA channels
- Register Indirect With Post-increment Addressing mode
- Register Indirect Without Post-increment Addressing mode
- Peripheral Indirect Addressing mode (peripheral generates destination address)
- CPU interrupt after half or full block transfer complete

- Byte or word transfers
- Fixed priority channel arbitration
- Manual (software) or Automatic (peripheral DMA requests) transfer initiation
- One-Shot or Auto-Repeat block transfer modes
- Ping-Pong mode (automatic switch between two DPSRAM start addresses after each block transfer complete)
- DMA request for each channel can be selected from any supported interrupt source
- Debug support features

For each DMA channel, a DMA interrupt request is generated when a block transfer is complete. Alternatively, an interrupt can be generated when half of the block has been filled.




FIGURE 7-1: TOP LEVEL SYSTEM ARCHITECTURE USING A DEDICATED TRANSACTION BUS

7.1 DMAC Registers

Each DMAC Channel x (x = 0, 1, 2, 3, 4, 5, 6 or 7) contains the following registers:

- A 16-bit DMA Channel Control register (DMAxCON)
- A 16-bit DMA Channel IRQ Select register (DMAxREQ)
- A 16-bit DMA RAM Primary Start Address register (DMAxSTA)
- A 16-bit DMA RAM Secondary Start Address register (DMAxSTB)
- A 16-bit DMA Peripheral Address register (DMAxPAD)
- A 10-bit DMA Transfer Count register (DMAxCNT)

An additional pair of status registers, DMACS0 and DMACS1, are common to all DMAC channels. DMACS0 contains the DMA RAM and SFR write collision flags, XWCOLx and PWCOLx, respectively. DMACS1 indicates DMA channel and Ping-Pong mode status.

The DMAxCON, DMAxREQ, DMAxPAD and DMAxCNT are all conventional read/write registers. Reads of DMAxSTA or DMAxSTB reads the contents of the DMA RAM Address register. Writes to DMAx-STA or DMAxSTB write to the registers. This allows the user to determine the DMA buffer pointer value (address) at any time.

The interrupt flags (DMAxIF) are located in an IFSx register in the interrupt controller. The corresponding interrupt enable control bits (DMAxIE) are located in an IECx register in the interrupt controller, and the corresponding interrupt priority control bits (DMAxIP) are located in an IPCx register in the interrupt controller.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0			
CHEN	SIZE	DIR	HALF	NULLW	—	_	—			
bit 15			•				bit 8			
		D 444 0	D 444 A			D # 44 0				
U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0			
	—	AMOD	E<1:0>	—	_	MODE				
bit 7							bit (
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplem	ented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown			
bit 15	CHEN: Char	nnel Enable bit								
	1 = Channel	enabled								
	0 = Channel	disabled								
bit 14		Transfer Size bit								
	1 = Byte 0 = Word									
bit 13	DIR : Transfer Direction bit (source/destination bus select)									
	 1 = Read from DMA RAM address, write to peripheral address 0 = Read from peripheral address, write to DMA RAM address 									
h:+ 40										
bit 12	HALF: Early Block Transfer Complete Interrupt Select bit									
	 1 = Initiate block transfer complete interrupt when half of the data has been moved 0 = Initiate block transfer complete interrupt when all of the data has been moved 									
bit 11		II Data Peripher	•	•						
	1 = Null data write to peripheral in addition to DMA RAM write (DIR bit must also be clear)									
	0 = Normal o				,		,			
bit 10-6	Unimpleme	nted: Read as '	0'							
bit 5-4	AMODE<1:0	AMODE<1:0>: DMA Channel Operating Mode Select bits								
	11 = Reserved (acts as Peripheral Indirect Addressing mode)									
	10 = Peripheral Indirect Addressing mode									
	 01 = Register Indirect without Post-Increment mode 00 = Register Indirect with Post-Increment mode 									
bit 3-2	Unimplemented: Read as '0'									
bit 1-0	-			ode Select hits						
	MODE<1:0>: DMA Channel Operating Mode Select bits 11 = One-Shot, Ping-Pong modes enabled (one block transfer from/to each DMA RAM buffer)									
		Jous, Ping-Pong					201101/			
	01 = One-Shot, Ping-Pong modes disabled									
	00 = Continu	Jous, Ping-Pong	n modes disat	hled						

REGISTER 7-1: DMAxCON: DMA CHANNEL x CONTROL REGISTER

REGISTER /-2				INQ SELECT	REGISTER	(
R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
FORCE ⁽¹⁾	_	—	_	—	—	—	—	
bit 15							bit 8	
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	
—	IRQSEL6<6:0> ⁽²⁾							
bit 7							bit 0	
Legend:								
R = Readable bi	eadable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown			nown					

REGISTER 7-2: DMAxREQ: DMA CHANNEL x IRQ SELECT REGISTER

 bit 15
 FORCE: Force DMA Transfer bit⁽¹⁾

 1 = Force a single DMA transfer (Manual mode)

 0 = Automatic DMA transfer initiation by DMA request

 bit 14-7
 Unimplemented: Read as '0'

 bit 6-0
 IRQSEL<6:0>: DMA Peripheral IRQ Number Select bits⁽²⁾

000000-1111111 = DMAIRQ0-DMAIRQ127 selected to be Channel DMAREQ

- **Note 1:** The FORCE bit cannot be cleared by the user. The FORCE bit is cleared by hardware when the forced DMA transfer is complete.
 - 2: Refer to Table 6-1 for a complete listing of IRQ numbers for all interrupt sources.

REGISTER 7-3: DMAxSTA: DMA CHANNEL x RAM START ADDRESS REGISTER A⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	A<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bi	bit U = Unimplemented bit, read as '0'				

bit 15-0 STA<15:0>: Primary DMA RAM Start Address bits (source or destination)

'1' = Bit is set

-n = Value at POR

Note 1: A read of this address register returns the current contents of the DMA RAM Address register, not the contents written to STA<15:0>. If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

'0' = Bit is cleared

x = Bit is unknown

REGISTER 7-4: DMAxSTB: DMA CHANNEL x RAM START ADDRESS REGISTER B⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STB	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STE	3<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			it	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 **STB<15:0>:** Secondary DMA RAM Start Address bits (source or destination)

Note 1: A read of this address register returns the current contents of the DMA RAM Address register, not the contents written to STB<15:0>. If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 7-5: DMAXPAD: DMA CHANNEL x PERIPHERAL ADDRESS REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD<	:15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD	<7:0>			
bit 7							bit 0

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 PAD<15:0>: Peripheral Address Register bits

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 7-6: DMAxCNT: DMA CHANNEL x TRANSFER COUNT REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	_	—	_	—	CNT<	9:8> ⁽²⁾
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CNT<	7:0> ⁽²⁾			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9-0 CNT<9:0>: DMA Transfer Count Register bits⁽²⁾

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

2: Number of DMA transfers = CNT<9:0> + 1.

| R/C-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| PWCOL7 | PWCOL6 | PWCOL5 | PWCOL4 | PWCOL3 | PWCOL2 | PWCOL1 | PWCOL0 |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/C-0 |
XWCOL7	XWCOL6	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1	XWCOL0
bit 7							bit 0

REGISTER 7-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	PWCOL7: Channel 7 Peripheral Write Collision Flag bit 1 = Write collision detected
	0 = No write collision detected
bit 14	PWCOL6: Channel 6 Peripheral Write Collision Flag bit
	1 = Write collision detected0 = No write collision detected
bit 13	PWCOL5: Channel 5 Peripheral Write Collision Flag bit
	1 = Write collision detected0 = No write collision detected
bit 12	PWCOL4: Channel 4 Peripheral Write Collision Flag bit
	1 = Write collision detected0 = No write collision detected
bit 11	PWCOL3: Channel 3 Peripheral Write Collision Flag bit
	1 = Write collision detected0 = No write collision detected
bit 10	PWCOL2: Channel 2 Peripheral Write Collision Flag bit
	1 = Write collision detected
	0 = No write collision detected
bit 9	PWCOL1: Channel 1 Peripheral Write Collision Flag bit
	1 = Write collision detected0 = No write collision detected
bit 8	PWCOL0: Channel 0 Peripheral Write Collision Flag bit
	1 = Write collision detected
	0 = No write collision detected
bit 7	XWCOL7: Channel 7 DMA RAM Write Collision Flag bit
	1 = Write collision detected
h: 1 0	0 = No write collision detected
bit 6	XWCOL6: Channel 6 DMA RAM Write Collision Flag bit
	 1 = Write collision detected 0 = No write collision detected
bit 5	XWCOL5: Channel 5 DMA RAM Write Collision Flag bit
	1 = Write collision detected
	0 = No write collision detected
bit 4	XWCOL4: Channel 4 DMA RAM Write Collision Flag bit
	1 = Write collision detected
	0 = No write collision detected

-

REGISTER 7-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0 (CONTINUED)

bit 3	XWCOL3: Channel 3 DMA RAM Write Collision Flag bit
	1 = Write collision detected0 = No write collision detected
bit 2	XWCOL2: Channel 2 DMA RAM Write Collision Flag bit
	1 = Write collision detected0 = No write collision detected
bit 1	XWCOL1: Channel 1 DMA RAM Write Collision Flag bit
	1 = Write collision detected0 = No write collision detected
bit 0	XWCOL0: Channel 0 DMA RAM Write Collision Flag bit
	1 = Write collision detected

0 = No write collision detected

E

U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1
—	—	—	—		LSTCH	H<3:0>	
bit 15				·			bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0
bit 7							bit 0

REGISTER 7-8: DMACS1: DMA CONTROLLER STATUS REGISTER 1

Legend:

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

٦

bit 15-12 bit 11-8	Unimplemented: Read as '0' LSTCH<3:0>: Last DMA Channel Active bits 1111 = No DMA transfer has occurred since system Reset 1110-1000 = Reserved 0111 = Last data transfer was by DMA Channel 7 0110 = Last data transfer was by DMA Channel 6 0101 = Last data transfer was by DMA Channel 5 0100 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 3 0010 = Last data transfer was by DMA Channel 2 0001 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1
bit 7	PPST7: Channel 7 Ping-Pong Mode Status Flag bit 1 = DMA7STB register selected 0 = DMA7STA register selected
bit 6	PPST6: Channel 6 Ping-Pong Mode Status Flag bit 1 = DMA6STB register selected 0 = DMA6STA register selected
bit 5	PPST5: Channel 5 Ping-Pong Mode Status Flag bit 1 = DMA5STB register selected 0 = DMA5STA register selected
bit 4	PPST4: Channel 4 Ping-Pong Mode Status Flag bit 1 = DMA4STB register selected 0 = DMA4STA register selected
bit 3	PPST3: Channel 3 Ping-Pong Mode Status Flag bit 1 = DMA3STB register selected 0 = DMA3STA register selected
bit 2	PPST2: Channel 2 Ping-Pong Mode Status Flag bit 1 = DMA2STB register selected 0 = DMA2STA register selected
bit 1	PPST1: Channel 1 Ping-Pong Mode Status Flag bit 1 = DMA1STB register selected 0 = DMA1STA register selected
bit 0	 PPST0: Channel 0 Ping-Pong Mode Status Flag bit 1 = DMA0STB register selected 0 = DMA0STA register selected

REGISTER 7-9: DSADR: MOST RECENT DMA RAM ADDRESS

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAD	DR<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSA	DR<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit	t	U = Unimplemen	ted bit, re	ad as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleare	d	x = Bit is unkne	own

bit 15-0 DSADR<15:0>: Most Recent DMA RAM Address Accessed by DMA Controller bits

NOTES:

E

8.0 OSCILLATOR CONFIGURATION


Note: This data sheet summarizes the features PIC24HJ32GP302/304, of the PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. То complement the information in this data sheet, refer to the PIC24H Family Reference Manual, "Section 7. Oscillator" (DS70227), which is available the Microchip website from (www.microchip.com)

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 oscillator system provides:

- External and internal oscillator options as clock sources
- An on-chip Phase-Locked Loop (PLL) to scale the internal operating frequency to the required system clock frequency
- An internal FRC oscillator that can also be used with the PLL, thereby allowing full-speed operation without any external clock generation hardware
- · Clock switching between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- A Clock Control register (OSCCON)
- Nonvolatile Configuration bits for main oscillator selection.

A simplified diagram of the oscillator system is shown in Figure 8-1.





8.1 CPU Clocking System

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 devices provide seven system clock options:

- · Fast RC (FRC) Oscillator
- FRC Oscillator with Phase Locked Loop (PLL)
- Primary (XT, HS or EC) Oscillator
- · Primary Oscillator with PLL
- · Secondary (LP) Oscillator
- · Low-Power RC (LPRC) Oscillator
- FRC Oscillator with postscaler

8.1.1 SYSTEM CLOCK SOURCES

The Fast RC (FRC) internal oscillator runs at a nominal frequency of 7.37 MHz. User software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> (CLKDIV<10:8>) bits.

The primary oscillator can use one of the following as its clock source:

- Crystal (XT): Crystals and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- High-Speed Crystal (HS): Crystals in the range of 10 MHz to 40 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- External Clock (EC): External clock signal in the range of 0.8 MHz to 64 MHz. The external clock signal is directly applied to the OSC1 pin.

The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses the SOSCI and SOSCO pins.

The Low-Power RC (LPRC) internal oscIllator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip PLL to provide a wide range of output frequencies for device operation. PLL configuration is described in **Section 8.1.3 "PLL Configuration"**.

8.1.2 SYSTEM CLOCK SELECTION

The oscillator source used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to Section 24.1 "Configuration Bits" for further details.) The Initial Oscillator Selection Configuration bits. FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Select Configuration bits. POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose among 12 different clock modes, shown in Table 8-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected) FOSC is divided by 2 to generate the device instruction clock (FCY). FCY defines the operating speed of the device, and speeds up to 40 MHz are supported by the PIC24HJ32GP302/ 304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 architecture.

Instruction execution speed or device operating frequency, FCY, is given by:

EQUATION 8-1: DEVICE OPERATING FREQUENCY

FCY = FOSC/2

8.1.3 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides significant flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 8-2.

The output of the primary oscillator or FRC, denoted as 'FIN', is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected in the range of 0.8 MHz to 8 MHz. The prescale factor 'N1' is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor 'M,' by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor 'N2.' This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be either 2, 4 or 8, and must be selected such that the PLL output frequency (Fosc) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS. For a primary oscillator or FRC oscillator, output 'FIN', the PLL output 'FOSC' is given by:

EQUATION 8-2: Fosc CALCULATION

$$FOSC = FIN \cdot \left(\frac{M}{N1 \cdot N2}\right)$$


For example, suppose a 10 MHz crystal is being used with the selected oscillator mode of XT with PLL.

- If PLLPRE<4:0> = 0, then N1 = 2. This yields a VCO input of 10/2 = 5 MHz, which is within the acceptable range of 0.8-8 MHz.
- If PLLDIV<8:0> = 0x1E, then M = 32. This yields a VCO output of 5 x 32 = 160 MHz, which is within the 100-200 MHz ranged needed.
- If PLLPOST<1:0> = 0, then N2 = 2. This provides a Fosc of 160/2 = 80 MHz. The resultant device operating speed is 80/2 = 40 MIPS.

EQUATION 8-3: XT WITH PLL MODE EXAMPLE

FCY =
$$\frac{\text{FOSC}}{2} = \frac{1}{2} \left(\frac{10000000 \cdot 32}{2 \cdot 2} \right) = 40 \text{ MIPS}$$

FIGURE 8-2: PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, AND PIC24HJ128GPX02/X04 PLL BLOCK DIAGRAM



Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	Note
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	XX	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	XX	110	1
Low-Power RC Oscillator (LPRC)	Internal	XX	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	XX	100	1
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	
Primary Oscillator (XT)	Primary	01	010	
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator with PLL (FRCPLL)	Internal	XX	001	1
Fast RC Oscillator (FRC)	Internal	XX	000	1

TABLE 8-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y
_		COSC<2:0>		—		NOSC<2:0>	
bit 15	-			•			bit 8
R/W-0	R/W-0	R-0	U-0	R/C-0	U-0	R/W-0	R/W-0
CLKLOCK	IOLOCK	LOCK	_	CF	_	LPOSCEN	OSWEN
bit 7	IOLOOK	LOOK		0.		LI OCOLIN	bit 0
Legend:		v = Value set	from Configu	ration bits on P			
R = Readable	hit	W = Writable	-			0' as '0'	
	= Readable bitW = Writable bitU = Unimplemented bit, read as '0'= Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unkr				0000		
	OR	I - DILIS SEL			aleu		OWI
bit 15	Unimplemen	ted: Read as '	0'				
bit 14-12	COSC<2:0>:	Current Oscilla	ator Selection	bits (read-only)		
	010 = Primar 011 = Primar 100 = Second 101 = Low-Po 110 = Fast R	C oscillator (FF y oscillator (XT y oscillator (XT dary oscillator (ower RC oscillator C oscillator (FF C oscillator (FF	; HS, EC) ; HS, EC) wit (SOSC) ator (LPRC) RC) with Divic	le-by-16			
bit 11	Unimplemen	Unimplemented: Read as '0'					
bit 10-8	NOSC<2:0>:	New Oscillator	Selection bi	ts			
	 1000 = Fast RC oscillator (FRC) 101 = Fast RC oscillator (FRC) with PLL 101 = Primary oscillator (XT, HS, EC) 101 = Primary oscillator (XT, HS, EC) with PLL 100 = Secondary oscillator (SOSC) 101 = Low-Power RC oscillator (LPRC) 110 = Fast RC oscillator (FRC) with Divide-by-16 111 = Fast RC oscillator (FRC) with Divide-by-n 						
bit 7		Clock Lock Ena					
	<u>If clock switching is enabled and FSCM is disabled, (FOSC<fcksm> = 0b01)</fcksm></u> 1 = Clock switching is disabled, system clock source is locked 0 = Clock switching is enabled, system clock source can be modified by clock switching					g	
bit 6	 IOLOCK: Peripheral Pin Select Lock bit Peripherial pin select is locked, write to peripheral pin select registers not allowed Peripherial pin select is not locked, write to peripheral pin select registers allowed 						
bit 5	 LOCK: PLL Lock Status bit (read-only) 1 = Indicates that PLL is in lock, or PLL start-up timer is satisfied 0 = Indicates that PLL is out of lock, start-up timer is in progress or PLL is disabled 						
bit 4		ted: Read as '			J		
bit 3	-			pplication)			
		Clock Fail Detect bit (read/clear by application) FSCM has detected clock failure					
		as detected clo as not detected					

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER

-

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

- bit 1 LPOSCEN: Secondary (LP) Oscillator Enable bit
 - 1 = Enable secondary oscillator
 - 0 = Disable secondary oscillator
- bit 0 OSWEN: Oscillator Switch Enable bit
 - 1 = Request oscillator switch to selection specified by NOSC<2:0> bits
 - 0 = Oscillator switch is complete

bit 0

REGISTER 8-2: CLKDIV: CLOCK DIVISOR REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0
ROI		DOZE<2:0>		DOZEN ⁽¹⁾		FRCDIV<2:0>	
bit 15							bit 8
R/W-0	R/W-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PLLPOS	ST<1:0>	—			PLLPRE<4:	0>	

bit 7

Legend:	y = Value set from Configuration bits on POR		
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	POI: Decover on Interrupt bit
DIC 15	ROI: Recover on Interrupt bit 1 = Interrupts clears the DOZEN bit and the processor clock/peripheral clock ratio is set to 1:1
h# 14 10	0 = Interrupts have no effect on the DOZEN bit
bit 14-12	DOZE<2:0>: Processor Clock Reduction Select bits
	000 = FCY/1 001 = FCY/2
	010 = FCY/4
	011 = Fcy/8 (default)
	100 = Fcy/16
	101 = Fcy/32
	110 = FCY/64 111 = FCY/128
bit 11	DOZEN: DOZE Mode Enable bit ⁽¹⁾
	 1 = DOZE<2:0> field specifies the ratio between the peripheral clocks and the processor clocks 0 = Processor clock/peripheral clock ratio forced to 1:1
bit 10-8	FRCDIV<2:0>: Internal Fast RC Oscillator Postscaler bits
	000 = FRC divide by 1 (default)
	001 = FRC divide by 2
	010 = FRC divide by 4 011 = FRC divide by 8
	100 = FRC divide by 16
	101 = FRC divide by 32
	110 = FRC divide by 64
	111 = FRC divide by 256
bit 7-6	PLLPOST<1:0>: PLL VCO Output Divider Select bits (also denoted as 'N2', PLL postscaler)
	00 = Output/2
	01 = Output/4 (default) 10 = Reserved
	11 = Output/8
bit 5	Unimplemented: Read as '0'
bit 4-0	PLLPRE<4:0>: PLL Phase Detector Input Divider bits (also denoted as 'N1', PLL prescaler)
Sit i c	00000 = Input/2 (default)
	00001 = Input/3
	•
	•
	•

11111 = Input/33

E

Note 1: This bit is cleared when the ROI bit is set and an interrupt occurs.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	_	_	—	—	—	PLLDIV<8>
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
			PLLDI	V<7:0>			
bit 7							bit 0

REGISTER 8-3: PLLFBD: PLL FEEDBACK DIVISOR REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-9 Unimplemented: Read as '0'

111111111 = 513

```
bit 8-0 PLLDIV<8:0>: PLL Feedback Divisor bits (also denoted as 'M', PLL multiplier)

000000000 = 2

000000001 = 3

000000010 = 4

.

.

000110000 = 50 (default)

.
```

REGISTER	8-4: OSCT	UN: FRC OS	CILLATOR 1		SISTER			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	_	_	_	—	_	_	
bit 15							bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	—			TUN	N<5:0>			
bit 7							bit 0	
Legend:								
R = Readabl	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown	
bit 15-6	Unimplemen	ted: Read as '	0'					
bit 5-0	TUN<5:0>: F	RC Oscillator 1	Funing bits					
	011111 = Ce	nter frequency	+11.625%					
	011110 = Ce	nter frequency	+11.25% (8.2	3 MHz)				
	•							
	•							
	000000 = Ce	nter frequency nter frequency nter frequency	(7.37 MHz no	minal)				
	•							

• 100001 = Center frequency -11.625% (6.52 MHz)

100000 = Center frequency -12% (6.49 MHz)

8.2 Clock Switching Operation

Applications are free to switch among any of the four clock sources (Primary, LP, FRC and LPRC) under software control at any time. To limit the possible side effects of this flexibility, PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 devices have a safeguard lock built into the switch process.

Note: Primary Oscillator mode has three different submodes (XT, HS and EC), which are determined by the POSCMD<1:0> Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch among the different primary submodes without reprogramming the device.

8.2.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the Configuration register must be programmed to '0'. (Refer to **Section 24.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSC control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC bits (OSCCON<14:12>) reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

8.2.2 OSCILLATOR SWITCHING SEQUENCE

Performing a clock switch requires this basic sequence:

- 1. If desired, read the COSC bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- Write the appropriate value to the NOSC control bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit (OSCCON<0>) to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

- The clock switching hardware compares the COSC status bits with the new value of the NOSC control bits. If they are the same, the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and the CF (OSCCON<3>) status bits are cleared.
- The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC bit values are transferred to the COSC status bits.
- The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or LP (if LPOSCEN remains set).
 - Note 1: The processor continues to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

8.3 Fail-Safe Clock Monitor (FSCM)

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by programming. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the Watchdog Timer.

In the event of an oscillator failure, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. Then the application program can either attempt to restart the oscillator or execute a controlled shutdown. The trap can be treated as a warm Reset by simply loading the Reset address into the oscillator fail trap vector.

If the PLL multiplier is used to scale the system clock, the internal FRC is also multiplied by the same factor on clock failure. Essentially, the device switches to FRC with PLL on a clock failure.

9.0 POWER-SAVING FEATURES

This data sheet summarizes the features Note: the PIC24HJ32GP302/304, of PIC24HJ64GPX02/X04. and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the PIC24H Family Reference Manual, "Section 9. Watchdog Timer and Power Savings Modes" (DS70236), which is available from the Microchip website (www.microchip.com).

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 devices can manage power consumption in four ways:

- · Clock frequency
- Instruction-based Sleep and Idle modes
- Software-controlled Doze mode
- Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

9.1 Clock Frequency and Clock Switching

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 8.0 "Oscillator Configuration"**.

9.2 Instruction-Based Power-Saving Modes

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembler syntax of the PWRSAV instruction is shown in Example 9-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to wake up.

9.2.1 SLEEP MODE

The following occur in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals can continue to operate. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled.

The device wakes up from Sleep mode on any of the these events:

- · Any interrupt source that is individually enabled
- · Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

EXAMPLE 9-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV #SLEEP_MODE ; Put the device into SLEEP mode
PWRSAV #IDLE_MODE ; Put the device into IDLE mode

9.2.2 IDLE MODE

The following occur in Idle mode:

- The CPU stops executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 9.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device wakes from Idle mode on any of these events:

- Any interrupt that is individually enabled
- · Any device Reset
- A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

9.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

9.3 Doze Mode

The preferred strategies for reducing power consumption are changing clock speed and invoking one of the power-saving modes. In some circumstances, this cannot be practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed can introduce communication errors, while using a power-saving mode can stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate. Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

Programs can use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. An automatic return to full-speed CPU operation on interrupts can be enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the ECAN module has been configured for 500 kbps based on this device operating speed. If the device is placed in Doze mode with a clock frequency ratio of 1:4, the ECAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

9.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have effect and read values are invalid.

A peripheral module is enabled only if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific PIC MCU variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note: If a PMD bit is set, the corresponding module is disabled after a delay of one instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of one instruction cycle (assuming the module control registers are already configured to enable module operation).

10.0 I/O PORTS

Note: This data sheet summarizes the features the PIC24HJ32GP302/304. of PIC24HJ64GPX02/X04. and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. То complement the information in this data sheet, refer to the PIC24H Family Reference Manual, "Section 10. I/O Ports" (DS70230), which is available from the Microchip website (www.microchip.com).

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKI) are shared among the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

10.1 Parallel I/O (PIO) Ports

Generally a parallel I/O port that shares a pin with a peripheral is subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through," in which a port's digital output can drive the input of a

peripheral that shares the same pin. Figure 10-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected.


When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin can be read, but the output driver for the parallel port bit is disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin can be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx) read the latch. Writes to the latch write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

Any bit and its associated data and control registers that are not valid for a particular device is disabled. This means the corresponding LATx and TRISx registers and the port pin are read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.

FIGURE 10-1: BLOCK DIAGRAM OF A TYPICAL SHARED PORT STRUCTURE



10.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORT, LAT and TRIS registers for data control, each port pin can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired digital-only pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

10.2 Configuring Analog Port Pins

The AD1PCFGL and TRIS registers control the operation of the analog-to-digital (A/D) port pins. The port pins that are to function as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) is converted.

When the PORT register is read, all pins configured as analog input channels are read as cleared (a low level).

Pins configured as digital inputs do not convert an analog input. Analog levels on any pin defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

10.2.1 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be an NOP, as shown in Example 10-1.

EXAMPLE 10-1: PORT WRITE/READ EXAMPLE

MOV 0xFF00, W0 MOV W0, TRISBB	; Configure PORTB<15:8> as inputs ; and PORTB<7:0> as outputs
NOP	; Delay 1 cycle
btss PORTB, #13	; Next Instruction

10.3 Input Change Notification

The input change notification function of the I/O ports allows the PIC24HJ32GP302/304, PIC24HJ64GPX02/ X04, and PIC24HJ128GPX02/X04 devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature can detect input change-of-states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, up to 21 external signals (CNx pin) can be selected (enabled) for generating an interrupt request on a change-of-state.

Four control registers are associated with the CN module. The CNEN1 and CNEN2 registers contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source connected to the pin, and eliminate the need for external resistors when push-button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the control bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled when the port pin is configured as a digital output.

10.4 Peripheral Pin Select

Peripheral pin select configuration enables peripheral set selection and placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, programmers can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.

The peripheral pin select configuration feature operates over a fixed subset of digital I/O pins. Programmers can independently map the input and/or output of most digital peripherals to any one of these I/O pins. Peripheral pin select is performed in software, and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping, once it has been established.

10.4.1 AVAILABLE PINS

The peripheral pin select feature is used with a range of up to 26 pins. The number of available pins depends on the particular device and its pin count. Pins that support the peripheral pin select feature include the designation "RPn" in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable pin number.

10.4.2 AVAILABLE PERIPHERALS

The peripherals managed by the peripheral pin select feature are all digital-only peripherals. These include:

- General serial communications (UART, SPI, and ECAN)
- · General purpose timer clock inputs
- Timer-related peripherals (input capture and output compare)
- Comparator module
- Interrupt-on-change inputs

In comparison, some digital-only peripheral modules are never included in the peripheral pin select feature. This is because the peripheral's function requires special I/O circuitry on a specific port and cannot be easily connected to multiple pins. These modules include I²C. A similar requirement excludes all modules with analog inputs, such as the Analog-to-Digital Converter (ADC).

Remappable peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non remappable peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

10.4.2.1 Peripheral Pin Select Function Priority

When a remappable peripheral is active on a given I/O pin, it takes priority over all other digital I/O and digital communication peripherals associated with the pin. Priority is given regardless of the type of peripheral that is mapped. Remappable peripherals never take priority over any analog functions associated with the pin.

10.4.3 CONTROLLING PERIPHERAL PIN SELECT

Peripheral pin select features are controlled through two sets of special function registers: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral selectable pin is handled in two different ways, depending on whether an input or output is being mapped.


10.4.3.1 Input Mapping

The inputs of the peripheral pin select options are mapped on the basis of the peripheral. A control register associated with a peripheral dictates the pin it is mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 10-1 through Register 10-14). Each register contains sets of 5-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 5-bit value maps the RPn pin with that value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of peripheral pin selections supported by the device.

Figure 10-2 Illustrates remappable pin selection for U1RX input.

FIGURE 10-2: REMAPPABLE MUX





Input Name	Function Name	Register	Configuration Bits
External Interrupt 1	INT1	RPINR0	INT1R<4:0>
External Interrupt 2	INT2	RPINR1	INT2R<4:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<4:0>
Timer3 External Clock	T3CK	RPINR3	T3CKR<4:0>
Timer4 External Clock	T4CK	RPINR4	T4CKR<4:0>
Timer5 External Clock	T5CK	RPINR4	T5CKR<4:0>
Input Capture 1	IC1	RPINR7	IC1R<4:0>
Input Capture 2	IC2	RPINR7	IC2R<4:0>
Input Capture 7	IC7	RPINR10	IC7R<4:0>
Input Capture 8	IC8	RPINR10	IC8R<4:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<4:0>
UART1 Receive	U1RX	RPINR18	U1RXR<4:0>
UART1 Clear To Send	U1CTS	RPINR18	U1CTSR<4:0>
UART2 Receive	U2RX	RPINR19	U2RXR<4:0>
UART2 Clear To Send	U2CTS	RPINR19	U2CTSR<4:0>
SPI1 Data Input	SDI1	RPINR20	SDI1R<4:0>
SPI1 Clock Input	SCK1	RPINR20	SCK1R<4:0>
SPI1 Slave Select Input	SS1	RPINR21	SS1R<4:0>
SPI2 Data Input	SDI2	RPINR22	SDI2R<4:0>
SPI2 Clock Input	SCK2	RPINR22	SCK2R<4:0>
SPI2 Slave Select Input	SS2	RPINR23	SS2R<4:0>
ECAN1 Receive	CIRX	RPINR26	CIRXR<4:0>

TABLE 10-1: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION)⁽¹⁾


Note 1: Unless otherwise noted, all inputs use Schmitt input buffers.

10.4.3.2 Output Mapping

In contrast to inputs, the outputs of the peripheral pin select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Like the RPINRx registers, each register contains sets of 5-bit fields, with each set associated with one RPn pin (see Register 10-15 through Register 10-27). The value of the bit field corresponds to one of the peripherals, and that peripheral's output is mapped to the pin (see Table 10-2 and Figure 10-3).

The list of peripherals for output mapping also includes a null value of '00000' because of the mapping technique. This permits any given pin to remain unconnected from the output of any of the pin selectable peripherals. FIGURE 10-3:

MULTIPLEXING OF REMAPPABLE OUTPUT FOR RPn



Function	RPnR<4:0>	Output Name
NULL	00000	RPn tied to default port pin
C1OUT	00001	RPn tied to Comparator1 Output
C2OUT	00010	RPn tied to Comparator2 Output
U1TX	00011	RPn tied to UART1 Transmit
U1RTS	00100	RPn tied to UART1 Ready To Send
U2TX	00101	RPn tied to UART2 Transmit
U2RTS	00110	RPn tied to UART2 Ready To Send
SDO1	00111	RPn tied to SPI1 Data Output
SCK1OUT	01000	RPn tied to SPI1 Clock Output
SS1OUT	01001	RPn tied to SPI1 Slave Select Output
SDO2	01010	RPn tied to SPI2 Data Output
SCK2OUT	01011	RPn tied to SPI2 Clock Output
SS2OUT	01100	RPn tied to SPI2 Slave Select Output
C1TX	10000	RPn tied to ECAN1 Transmit
OC1	10010	RPn tied to Output Compare 1
OC2	10011	RPn tied to Output Compare 2
OC3	10100	RPn tied to Output Compare 3
OC4	10101	RPn tied to Output Compare 4

TABLE 10-2: OUTPUT SELECTION FOR REMAPPABLE PIN (RPn)

10.4.3.3 Peripheral Mapping

The control scheme of peripheral select pins is not limited to a small range of fixed peripheral configurations. There are no mutual or hardwareenforced lockouts between any of the peripheral mapping SFRs. Literally any combination of peripheral mappings across any or all of the RPn pins is possible. This includes both many-to-one and one-to-many mappings of peripheral inputs and outputs to pins.

While such mappings can be technically possible from a configuration point of view, they cannot be supportable electrically.

10.4.4 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. PIC24H devices include three features to prevent alterations to the peripheral map:

- Control register lock sequence
- · Continuous state monitoring
- Configuration bit pin select lock

10.4.4.1 Control Register Lock

Under normal operation, writes to the RPINRx and RPORx registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK bit (OSCCON<6>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.

To set or clear IOLOCK, a specific command sequence must be executed:

- 1. Write 0x46 to OSCCON<7:0>.
- 2. Write 0x57 to OSCCON<7:0>.
- 3. Clear (or set) IOLOCK as a single operation.

Note:	MPLAB [®] C30 provides built-in C language functions for unlocking the OSCCON register:
	builtin_write_OSCCONL(value) builtin_write_OSCCONH(value) See MPLAB Help for more information.

Unlike the similar sequence with the oscillator's LOCK bit, IOLOCK remains in one state until changed. This allows all of the peripheral pin selects to be configured with a single unlock sequence followed by an update to all control registers, then locked with a second lock sequence.

10.4.4.2 Continuous State Monitoring

In addition to being protected from direct writes, the contents of the RPINRx and RPORx registers are constantly monitored in hardware by shadow registers. If an unexpected change in any of the registers occurs (such as cell disturbances caused by ESD or other external events), a configuration mismatch Reset is triggered.

10.4.4.3 Configuration Bit Pin Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPINRx and RPORx registers. The IOL1WAY (FOSC<IOL1WAY>) configuration bit blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure does not execute, and the peripheral pin select control registers cannot be written to. The only way to clear the bit and re-enable peripheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session. Programming IOL1WAY allows user applications unlimited access (with the proper use of the unlock sequence) to the peripheral pin select registers.

10.4.5 CONSIDERATIONS FOR PERIPHERAL PIN SELECTION

The ability to control peripheral pin selection introduces several considerations into application design, including several common peripherals that are available only as remappable peripherals.

10.4.5.1 Initialization and Locks

The main consideration is that the peripheral pin selects are not available on default pins in the device's default (reset) state. More specifically, since all RPINRx and RPORx registers reset to 0000h, this means all peripheral pin select inputs are tied to RP0, while all peripheral pin select outputs are disconnected. This means that before any other application code is executed, the user application must initialize the device with the proper peripheral configuration.

Since the IOLOCK bit resets in the unlocked state, it is not necessary to execute the unlock sequence after the device has come out of Reset. However, for the sake of application safety, it is always a good idea to set IOLOCK and lock the configuration after writing to the control registers.

Because the unlock sequence is timing-critical, the unlock sequence must be executed as an assemblylanguage routine in the same manner as changes to the oscillator configuration. If the bulk of the application is written in C or another high-level language, the unlock sequence should be performed by writing inline assembler.

10.4.5.2 Choosing the Configuration

Choosing the configuration requires review of all peripheral pin selects and their pin assignments, especially those that are not be used in the application. In all cases, unused pin selectable peripherals should be disabled completely. Unused peripherals should have their inputs assigned to an unused RPn pin function. I/O pins with unused RPn functions should be configured with the null peripheral output.

The assignment of a peripheral to a particular pin does not automatically perform any other configuration of the pin's I/O circuitry. This means adding a pin selectable output to a pin may inadvertently drive an existing peripheral input when the output is driven. Programmers must be familiar with the behavior of other fixed peripherals that share a remappable pin, and know when to enable or disable them. To be safe, fixed digital peripherals that share the same pin should be disabled when not in use.

10.4.5.3 Pin Operation

Configuring a remappable pin for a specific peripheral does not automatically turn that feature on. The peripheral must be specifically configured for operation and enabled, as if it were tied to a fixed pin. Where this happens in the application code (immediately following device Reset and peripheral configuration, or inside the main application routine) depends on the peripheral and its use in the application.

10.4.5.4 Analog Functions

A final consideration is that peripheral pin select functions neither override analog inputs nor reconfigure pins with analog functions for digital I/O. If a pin is configured as an analog input on device Reset, it must be explicitly reconfigured as digital I/O when used with a peripheral pin select.

10.4.5.5 Configuration Example

Example 10-2 shows a configuration for bidirectional communication with flow control using UART1. The following input and output functions are used:

- Input Functions: U1RX, U1CTS
- Output Functions: U1TX, U1RTS

EXAMPLE 10-2: CONFIGURING UART1 INPUT AND OUTPUT FUNCTIONS

```
//****
// Unlock Registers
asm volatile ( "mov #OSCCONL, w1 \n"
           "mov #0x46, w2
                         \n"
           "mov #0x57, w3
                         \n"
           "mov.b w2, [w1]
                         \n"
           "mov.b w3, [w1]
                         \n"
           "bclr OSCCON, 6");
//*********
// Configure Input Functions
// (See Table 10-1)
//**********************
  //***************************
  // Assign UlRx To Pin RPO
  //********
  RPINR18bits.U1RXR = 0;
  //********
  // Assign U1CTS To Pin RP1
  //****************************
  RPINR18bits.U1CTSR = 1;
//***************************
// Configure Output Functions
// (See Table 10-2)
//********
  //*********
  // Assign UlTx To Pin RP2
  //********
  RPOR1bits.RP2R = 3;
  //********
  // Assign UIRTS To Pin RP3
  //****************************
  RPOR1bits.RP3R = 4;
//****
// Lock Registers
asm volatile ( "mov #OSCCONL, w1 \n"
           "mov #0x46, w2
                         \n"
           "mov #0x57, w3
                         \n"
           "mov.b w2, [w1]
                         \n"
           "mov.b w3, [w1]
                         \n"
           "bset OSCCON, 6");
```

10.5 Peripheral Pin Select Registers

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 family of devices implement 27 registers for remappable peripheral configuration:

- 14 Input Remappable Peripheral Registers:
 - RPINR0-RPINR1, RPINR3-RPINR4, RPINR7, RPINR10-RPINR11, RPINR18-RPINR23, and PRINR26
- 13 Output Remappable Peripheral Registers:
 - RPOR0-RPOR12

Note:	Input and Output Register values can only								
	be changed if the IOLOCK bit								
	(OSCCON<6>) is set to '0'. See								
	Section 10.4.4.1 "Control Register								
	Lock" for a specific command sequence.								

REGISTER 10-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	—			INT1R<4:0>		
bit 15	·						bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12-8	INT1R<4:0>:	Assign Externa	al Interrupt 1	(INTR1) to the	corresponding F	RPn pin	
	11111 = Inpu	it tied to Vss					
	11001 = Inn	it tied to RP25					

- bit 7-0 Unimplemented: Read as '0'

REGISTER 10-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—		—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
					INT2R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-5 Unimplemented: Read as '0'

```
bit 4-0 INTR2R<4:0>: Assign External Interrupt 2 (INTR2) to the corresponding RPn pin
11111 = Input tied to Vss
```

```
11001 = Input tied to RP25
```

• • 00001 = Input tied to RP1 00000 = Input tied to RP0

 bit 15 U-0 U-0 U-0			T3CKR<4:0	>	hit				
					bit				
U-0 U-0 U-0					bit				
<u> </u>									
	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
			T2CKR<4:0	>					
bit 7					bit				
Legend:									
R = Readable bit W = Writ		•	mented bit, rea						
-n = Value at POR '1' = Bit i	s set	'0' = Bit is cle	eared	x = Bit is unkr	nown				
11001 = Input tied to R • •									
	00001 = Input tied to RP1 00000 = Input tied to RP0								
bit 7-5 Unimplemented: Read	l as '0'								
bit 4-0 T2CKR<4:0>: Assign T	imer2 External Clo	ock (T2CK) to t	he correspond	ing RPn pin					
11111 = Input tied to V 11001 = Input tied to R									
•									
•									
• • 00001 = Input tied to R									

REGISTER 10-3: RPINR3: PERIPHERAL PIN SELECT INPUT REGISTER 3

REGISTER 10-4: RPINR4: PERIPHERAL PIN SELECT INPUT REGISTER 4

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			T5CKR<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	_			T4CKR<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0' bit 12-8 T5CKR<4:0>: Assign Timer5 External Clock (T5CK) to the corresponding RPn pin 11111 = Input tied to Vss 11001 = Input tied to RP25 • • 00001 = Input tied to RP1 00000 = Input tied to RP0 bit 7-5 Unimplemented: Read as '0' bit 4-0 T4CKR<4:0>: Assign Timer4 External Clock (T4CK) to the corresponding RPn pin 11111 = Input tied to Vss 11001 = Input tied to RP25 00001 = Input tied to RP1 00000 = Input tied to RP0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	_			IC2R<4:0>		
bit 15							bit
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—	—			IC1R<4:0>		
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	id as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
	•	ut tied to RP25 ut tied to RP1					
		ut tied to RP0					
bit 7-5	Unimpleme	nted: Read as '	0'				
bit 4-0	11111 = Inp	Assign Input Ca ut tied to Vss out tied to RP25		to the correspo	onding RPn pir	1	

REGISTER 10-5: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

-

REGISTER 10-6: RPINR10: PERIPHERAL PIN SELECT INPUT REGISTERS 10

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			IC8R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			IC7R<4:0>		
bit 7							bit 0

Γ.

E

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8	IC8R<4:0>: Assign Input Capture 8 (IC8) to the corresponding pin RPn pin 11111 = Input tied to Vss 11001 = Input tied to RP25
	•
	•
	•
	00001 = Input tied to RP1 00000 = Input tied to RP0
bit 7-5	Unimplemented: Read as '0'
bit 4-0	IC7R<4:0>: Assign Input Capture 7 (IC7) to the corresponding pin RPn pin
	11111 = Input tied to Vss 11001 = Input tied to RP25
	•
	•
	•
	00001 = Input tied to RP1 00000 = Input tied to RP0

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—			_	—	—	—
bit 15					·		bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—				OCFAR<4:0>		
bit 7							bit 0

REGISTER 10-7: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-5 Unimplemented: Read as '0'

bit 4-0 OCFAR<4:0>: Assign Output Compare A (OCFA) to the corresponding RPn pin

11111 = Input tied to Vss 11001 = Input tied to RP25

•

- •
- •

00001 = Input tied to RP1 00000 = Input tied to RP0

REGISTER 10-8: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—	—			U1CTSR<4:0>	>	
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1

U-	0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	-	_	—			U1RXR<4:0>		
bit 7								bit 0

Legend:

E

Legena:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

٦

bit 15-13 Unimplemented: Read as '0'

bit 12-8	U1CTSR<4:0>: Assign UART1 Clear to Send (U1CTS) to the corresponding RPn pin
	11111 = Input tied to Vss
	11001 = Input tied to RP25
	•
	•
	•
	00001 = Input tied to RP1
	00000 = Input tied to RP0
bit 7-5	Unimplemented: Read as '0'
bit 4-0	U1RXR<4:0>: Assign UART1 Receive (U1RX) to the corresponding RPn pin
	11111 = Input tied to Vss
	11001 = Input tied to RP25
	•
	•
	•
	00001 = Input tied to RP1
	00000 = Input tied to RP0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	_	U2CTSR<4:0>)>	
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	_			U2RXR<4:0	>	
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 12-8	U2CTSR<4:0 11111 = Inpu	•	RT2 Clear to Se	end (U2CTS) t	o the correspo	nding RPn pin	
bit 12-8	U2CTSR<4:0 11111 = Inpu	>: Assign UAF It tied to Vss	RT2 Clear to Se	end (U2CTS) t	o the correspo	nding RPn pin	
bit 12-8	U2CTSR<4:0 11111 = Inpu	>: Assign UAI it tied to Vss it tied to RP25 it tied to RP1	RT2 Clear to Se	end (U2CTS) t	o the correspo	nding RPn pin	
bit 12-8 bit 7-5	U2CTSR<4:0 11111 = Inpu 11001 = Inpu • • • 00001 = Inpu 00000 = Inpu	>: Assign UAI it tied to Vss it tied to RP25 it tied to RP1	RT2 Clear to S	end (U2CTS) t	o the correspo	nding RPn pin	
	U2CTSR<4:0 11111 = Inpu 11001 = Inpu 00001 = Inpu 00000 = Inpu Unimplemen U2RXR<4:0> 11111 = Inpu	>: Assign UAF it tied to Vss it tied to RP25 it tied to RP1 it tied to RP0 ted: Read as : Assign UAR	RT2 Clear to So '0' T2 Receive (U2				
bit 7-5	U2CTSR<4:0 11111 = Inpu 11001 = Inpu 00001 = Inpu 00000 = Inpu Unimplemen U2RXR<4:0> 11111 = Inpu	 Assign UAI tied to Vss tied to RP25 tied to RP1 tied to RP0 ted: Read as Assign UAR tied to Vss 	RT2 Clear to So '0' T2 Receive (U2				

REGISTER 10-9: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19

REGISTER 10-10: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_		_			SCK1R<4:0>		
bit 15						bit 8	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			SDI1R<4:0>		
bit 7							bit 0

Legend:

E

Legena:				
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

٦

bit 15-13 Unimplemented: Read as '0'

bit 12-8	SCK1R<4:0>: Assign SPI1 Clock Input (SCK1) to the corresponding RPn pin 11111 = Input tied to Vss 11001 = Input tied to RP25
	•
	•
	•
	00001 = Input tied to RP1 00000 = Input tied to RP0
bit 7-5	Unimplemented: Read as '0'
bit 4-0	SDI1R<4:0>: Assign SPI1 Data Input (SDI1) to the corresponding RPn pin
	11111 = Input tied to Vss 11001 = Input tied to RP25
	•
	•
	•
	00001 = Input tied to RP1 00000 = Input tied to RP0

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			SS1R<4:0>		
bit 7							bit 0

REGISTER 10-11: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-5 Unimplemented: Read as '0'

bit 4-0 SS1R<4:0>: Assign SPI1 Slave Select Input (SS1) to the corresponding RPn pin

11111 = Input tied to Vss 11001 = Input tied to RP25

•

•

•

00001 = Input tied to RP1

00000 = Input tied to RP0

REGISTER 10-12: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	—			SCK2R<4:0>		
bit 15		•					bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	—			SDI2R<4:0>		
bit 7	•		•				bit 0
Legend:							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	SCK2R<4:0>: Assign SPI2 Clock Input (SCK2) to the corresponding RPn pin
	11111 = Input tied to Vss
	11001 = Input tied to RP25
	•
	•
	•
	00001 = Input tied to RP1
	00000 = Input tied to RP0
bit 7-5	Unimplemented: Read as '0'
bit 4-0	SDI2R<4:0>: Assign SPI2 Data Input (SDI2) to the corresponding RPn pin
	11111 = Input tied to Vss
	11001 = Input tied to RP25

• • 00001 = Input tied to RP1 00000 = Input tied to RP0

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	_	_	—	_	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	_	_			SS2R<4:0>		
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown
bit 15-5	Unimplemen	ted: Read as '	0'				
bit 4-0	SS2R<4:0>:	Assign SPI2 SI	ave Select In	put (SS2) to th	e corresponding	, RPn pin	
	11111 = Inpu 11001 = Inpu	It tied to Vss It tied to RP25					
	•						
	•						
	•						
	00001 = Inpu 00000 = Inpu						

REGISTER 10-13: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

REGISTER 10-14: RPINR26: PERIPHERAL PIN SELECT INPUT REGISTER 26⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	_	—	—		_	
bit 15							bit 8	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
—	—	—	C1RXR<4:0>					
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'		
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown	
bit 15-5	Unimplemen	ted: Read as ')'					
bit 4-0	C1RXR<4:0>	: Assign ECAN	1Receive (C1	RX) to the cor	responding RPr	n pin		
	11111 = Inpu 11001 = Inpu	t tied to Vss t tied to RP25						
	•							
	•							
	•							
	00001 = Inpu 00000 = Inpu							

Note 1: This register is disabled on devices without ECAN[™].

REGISTER 10-15: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTERS 0

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP1R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	—			RP0R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP1R<4:0>:** Peripheral Output Function is Assigned to RP1 Output Pin bits (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP0R<4:0>:** Peripheral Output Function is Assigned to RP0 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-16: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTERS 1

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	—			RP3R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—			RP2R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP3R<4:0>:** Peripheral Output Function is Assigned to RP3 Output Pin bits (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP2R<4:0>:** Peripheral Output Function is Assigned to RP2 Output Pin bits (see Table 10-2 for peripheral function numbers)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—			RP5R<4:0>		
bit 15	·						bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—			RP4R<4:0>		
bit 7							bit 0
Legend:							

REGISTER 10-17: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTERS 2

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP5R<4:0>:** Peripheral Output Function is Assigned to RP5 Output Pin bits (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP4R<4:0>:** Peripheral Output Function is Assigned to RP4 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-18: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTERS 3

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP7R<4:0>				
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

	00	00	00	10110	10110	1011 0	10000	1000 0
	—	—				RP6R<4:0>		
b	it 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

- bit 12-8 **RP7R<4:0>:** Peripheral Output Function is Assigned to RP7 Output Pin bits (see Table 10-2 for peripheral function numbers)
- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **RP6R<4:0>:** Peripheral Output Function is Assigned to RP6 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-19: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTERS 0

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	—			RP9R<4:0>			
bit 15			bit 8					
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	—			RP8R<4:0>			
bit 7							bit 0	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP9R<4:0>:** Peripheral Output Function is Assigned to RP9 Output Pin bits (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP8R<4:0>:** Peripheral Output Function is Assigned to RP8 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-20: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTERS 5

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
0-0	0-0	0-0	FV/VV-U	FV/VV-U	FV/W-U	FV/VV-U	FV VV-U
—	—	—			RP11R<4:0>		
bit 15						bit 8	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_			RP10R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP11R<4:0>:** Peripheral Output Function is Assigned to RP11 Output Pin bits (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP10R<4:0>:** Peripheral Output Function is Assigned to RP10 Output Pin bits (see Table 10-2 for peripheral function numbers)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP13R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	—			RP12R<4:0>		
bit 7	-		•				bit C

REGISTER 10-21: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTERS 6

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP13R<4:0>:** Peripheral Output Function is Assigned to RP13 Output Pin bits (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP12R<4:0>:** Peripheral Output Function is Assigned to RP12 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-22: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTERS 7

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—			RP15R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—		_			RP14R<4:0>		

bit 7

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 0

bit 15-13 Unimplemented: Read as '0'

- bit 12-8 **RP15R<4:0>:** Peripheral Output Function is Assigned to RP15 Output Pin bits (see Table 10-2 for peripheral function numbers)
- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **RP14R<4:0>:** Peripheral Output Function is Assigned to RP14 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-23: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTERS 8⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP17R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	_			RP16R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP17R<4:0>:** Peripheral Output Function is Assigned to RP17 Output Pin bits (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP16R<4:0>:** Peripheral Output Function is Assigned to RP16 Output Pin bits (see Table 10-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

REGISTER 10-24: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTERS 9⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP19R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP18R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP19R<4:0>:** Peripheral Output Function is Assigned to RP19 Output Pin bits (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP18R<4:0>:** Peripheral Output Function is Assigned to RP18 Output Pin bits (see Table 10-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP21R<4:0>		
bit 15		•					bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP20R<4:0>		
bit 7							bit 0
Legend:							
R = Readable bit W = Writable b		bit	U = Unimpler	nented bit, read	d as '0'		
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x		x = Bit is unkr	nown	
bit 15-13	Unimplemen	ted: Read as ')'				
bit 12-8	RP21R<4:0>:	Peripheral Ou	tput Functior	n is Assigned to	RP21 Output F	Pin bits (see Tat	ole 10-2 for

REGISTER 10-25: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTERS 10⁽¹⁾

bit 12-8	RP21R<4:0>: Peripheral Output Function is Assigned to RP21 Output Pin bits (see Table 1
	peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'

bit 4-0 **RP20R<4:0>:** Peripheral Output Function is Assigned to RP20 Output Pin bits (see Table 10-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

REGISTER 10-26: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTERS 11⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP23R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP22R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP23R<4:0>:** Peripheral Output Function is Assigned to RP23 Output Pin bits (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP22R<4:0>:** Peripheral Output Function is Assigned to RP22 Output Pin bits (see Table 10-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

REGISTER 10-27: RPOR12: PERIPHERAL PIN SELECT OUTPUT REGISTERS 12⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP25R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		_			RP24R<4:0>		
bit 7	-		•				bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP25R<4:0>:** Peripheral Output Function is Assigned to RP25 Output Pin bits (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP24R<4:0>:** Peripheral Output Function is Assigned to RP24 Output Pin bits (see Table 10-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

NOTES:

11.0 TIMER1

Note:	This data sheet summarizes the features
	of the PIC24HJ32GP302/304,
	PIC24HJ64GPX02/X04, and
	PIC24HJ128GPX02/X04 families of
	devices. It is not intended to be a compre-
	hensive reference source. To complement
	the information in this data sheet, refer to
	the PIC24H Family Reference Manual,
	"Section 11. Timers" (DS70244), which
	is available from the Microchip website
	(www.microchip.com).

The Timer1 module is a 16-bit timer, which can serve as the time counter for the real-time clock, or operate as a free-running interval timer/counter.

The Timer1 module has the following unique features over other timers:

- Can be operated from the low power 32 kHz crystal oscillator available on the device
- Can be operated in Asynchronous Counter mode from an external clock source.
- The external clock input (T1CK) can optionally be synchronized to the internal device clock and the clock synchronization is performed after the prescaler.

The unique features of Timer1 allow it to be used for Real Time Clock (RTC) applications. A block diagram of Timer1 is shown in Figure 11-1. The Timer1 module can operate in one of the following modes:

- Timer mode
- · Gated Timer mode
- Synchronous Counter mode
- · Asynchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous and Asynchronous Counter modes, the input clock is derived from the external clock input at the T1CK pin.

The Timer modes are determined by the following bits:


- Timer Clock Source Control bit (TCS): T1CON<1>
- Timer Synchronization Control bit (TSYNC): T1CON<2>
- Timer Gate Control bit (TGATE): T1CON<6>

Timer control bit setting for different operating modes are given in the Table 11-1.

TABLE 11-1: 1	FIMER MODE SETTINGS
---------------	---------------------

Mode	TCS	TGATE	TSYNC
Timer	0	0	Х
Gated timer	0	1	х
Synchronous counter	1	х	1
Asynchronous counter	1	х	0

FIGURE 11-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM



R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
TON		TSIDL	_	—			—			
bit 15							bit 8			
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0			
	TGATE	TCKP	S<1:0>	—	TSYNC	TCS	—			
bit 7							bit (
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'				
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkno	own			
bit 15	TON: Timer1									
	1 = Starts 16- 0 = Stops 16-									
bit 14	•	ted: Read as	·^'							
bit 13	-									
DIL 13	TSIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode									
		module opera								
bit 12-7		ted: Read as								
bit 6	TGATE: Timer1 Gated Time Accumulation Enable bit									
	$\frac{When T1CS = 1}{This bit is ignored.}$									
	When T1CS = 0 :									
		ne accumulatio								
		ne accumulatio								
bit 5-4	TCKPS<1:0> Timer1 Input Clock Prescale Select bits									
	11 = 1:256 10 = 1:64									
	10 = 1.04 01 = 1.8									
	00 = 1:1									
bit 3	Unimplemen	ted: Read as	ʻ0 '							
bit 2	TSYNC: Time	TSYNC: Timer1 External Clock Input Synchronization Select bit								
	When TCS = 1:									
	1 = Synchronize external clock input									
	0 = Do not synchronize external clock input									
	<u>When TCS =</u> This bit is ign									
bit 1	-		Select bit							
Sit 1	TCS: Timer1 Clock Source Select bit 1 = External clock from pin T1CK (on the rising edge)									
	0 = Internal c			nong euge)						

REGISTER 11-1: T1CON: TIMER1 CONTROL REGISTER

12.0 TIMER2/3 AND TIMER4/5 FEATURE

Note: This data sheet summarizes the features PIC24HJ32GP302/304, the of PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the PIC24H Family Reference Manual, "Section 11. Timers" (DS70244), which is available from the Microchip website (www.microchip.com).

Timer2 and Timer4 are Type B timers with the following specific features:

• A Type B timer can be concatenated with a Type C timer to form a 32-bit timer

• The external clock input (TxCK) is always synchronized to the internal device clock and the clock synchronization is performed after the prescaler.

A block diagram of the Type B timer is shown in Figure 12-1.

Timer3 and Timer5 are Type C timers with the following specific features:

- A Type C timer can be concatenated with a Type B timer to form a 32-bit timer
- At least one Type C timer has the ability to trigger an A/D conversion.
- The external clock input (TxCK) is always synchronized to the internal device clock and the clock synchronization is performed before the prescaler

A block diagram of the Type C timer is shown in Figure 12-2.

FIGURE 12-1: TYPE B TIMER BLOCK DIAGRAM (x = 2 or 4)





FIGURE 12-2: TYPE C TIMER BLOCK DIAGRAM (x = 3 or 5)



The Timer2/3 and Timer4/5 modules can operate in one of the following modes:

- Timer mode
- Gated Timer mode
- Synchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous Counter mode, the input clock is derived from the external clock input at TxCK pin.

The timer modes are determined by the following bits:

- TCS (TxCON<1>): Timer Clock Source Control bit
- TGATE (TxCON<6>): Timer Gate Control bit

Timer control bit settings for different operating modes are given in the Table 12-1.

Mode	TCS	TGATE		
Timer	0	0		
Gated timer	0	1		
Synchronous counter	1	Х		

12.1 16-bit Operation

To configure any of the timers for individual 16-bit operation:

- 1. Clear the T32 bit corresponding to that timer.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.

Note:	Only Timer2 and Timer3 can trigger a	
	DMA data transfer.	

12.2 32-bit Operation

A 32-bit timer module can be formed by combining a Type B and a Type C 16-bit timer module. For 32-bit timer operation, the T32 control bit in the Type B Timer Control (TxCON<3>) register must be set. The Type C timer holds the most significant word (msw) and the Type B timer holds the least significant word (lsw) for 32-bit operation.

When configured for 32-bit operation, only the Type B Timer Control (TxCON) register bits are required for setup and control. Type C timer control register bits are ignored (except TSIDL bit).

For interrupt control, the combined 32-bit timer uses the interrupt enable, interrupt flag and interrupt priority control bits of the Type C timer. The interrupt control and status bits for the Type B timer are ignored during 32-bit timer operation.

The Type B and Type C timers that can be combined to form a 32-bit timer are listed in Table 12-2.

TYPE B Timer (Isw)	TYPE C Timer (msw)
Timer2	Timer3
Timer4	Timer5


A block diagram representation of the 32-bit timer module is shown in Figure 12-3. The 32-timer module can operate in one of the following modes:

- · Timer mode
- Gated Timer mode
- Synchronous Counter mode

To configure the features of Timer2/3 or Timer4/5 for 32-bit operation:

- 1. Set the T32 control bit.
- 2. Select the prescaler ratio for Timer2 or Timer4 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- Load the timer period value. PR3 or PR5 contains the most significant word of the value, while PR2 or PR4 contains the least significant word.
- If interrupts are required, set the interrupt enable bits, T3IE or T5IE. Use the priority bits, T3IP<2:0> or T5IP<2:0> to set the interrupt priority. While Timer2 or Timer4 controls the timer, the interrupt appears as a Timer3 or Timer5 interrupt.
- 6. Set the corresponding TON bit.

The timer value at any point is stored in the register pair, TMR3:TMR2 or TMR5:TMR4, which always contains the most significant word of the count, while TMR2 or TMR4 contains the least significant word.



					201(4,)					
R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
TON	—	TSIDL	—	—	—	—				
bit 15							bit 8			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0			
—	TGATE	TCKPS	S<1:0>	T32 ⁽¹⁾	—	TCS	—			
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own			
bit 15	TON: Timerx	On bit								
		1 (in 32-bit Time								
		bit TMRx:TMR								
	-	0 (in 16-bit Time	-							
	1 = Starts 16-		<u>or modej.</u>							
	0 = Stops 16-	bit timer								
bit 14	Unimplemen	ted: Read as ')'							
bit 13	TSIDL: Stop i	op in Idle Mode bit								
	 1 = Discontinue timer operation when device enters Idle mode 0 = Continue timer operation in Idle mode 									
bit 12-7		-								
bit 6	-	Jnimplemented: Read as '0' IGATE: Timerx Gated Time Accumulation Enable bit								
bit 0	When TCS = 1:									
	This bit is ignored.									
	When TCS = 0:									
		e accumulation								
		e accumulatior								
bit 5-4	TCKPS<1:0>: Timerx Input Clock Prescale Select bits									
	11 = 1:256 prescale value 10 = 1:64 prescale value									
	01 = 1:8 prescale value									
	00 = 1:1 pres									
bit 3		merx Mode Sel								
		d TMRy form a		(*						
L 11 O		d TMRy form se		timer						
bit 2	=	ted: Read as '								
bit 1		Clock Source S								
	0 = Internal cl	clock from TxCl lock (Fosc/2)	ν μπ							
bit 0		ted: Read as ')'							
	P									

REGISTER 12-1: TxCON: TIMER CONTROL REGISTER (x = 2 OR 4, y = 3 OR 5)

Note 1: In 32-bit mode, the TYCON control bits do not effect 32-bit timer operation.

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
TON ⁽²⁾	—	TSIDL ⁽¹⁾	_	—	—	—	_			
bit 15		•					bit 8			
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0			
	TGATE ⁽²⁾	TCKPS	<1:0>(2)		—	TCS ⁽²⁾	—			
bit 7							bit C			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own			
bit 15	TON: Timery	On bit ⁽²⁾								
	1 = Starts 16-									
	0 = Stops 16-		.1							
bit 14		ted: Read as '								
bit 13	TSIDL: Stop in Idle Mode bit ⁽¹⁾ 1 = Discontinue timer operation when device enters Idle mode									
		timer operation			mode					
bit 12-7		ted: Read as '								
bit 6	TGATE: Time	TGATE: Timerx Gated Time Accumulation Enable bit ⁽²⁾								
	<u>When TCS =</u> This bit is igno									
	When $TCS = 0$:									
		e accumulatior								
bit 5-4	TCKPS<1:0>	: Timerx Input	Clock Presca	le Select bits ⁽²⁾						
	11 = 1:256 pr	escale value								
	10 = 1:64 pre									
	01 = 1:8 pres									
bit 3-2	•	ted: Read as '	י)							
bit 1	•	Clock Source S								
		clock from TxCl								
	0 = Internal cl									
bit 0	Unimplemen	ted: Read as ')'							
Note 1: 14	Vhon 32 hit time	oporation is a	vablad (T22 -	1) in the Time	Control (TyC)	ON<3>) register,				

REGISTER 12-2: TxCON: TIMER CONTROL REGISTER (x = 3 OR 5)

When the 32-bit timer operation is enabled (T32 = 1) in the Timer Control (TxCON<3>) register, these bits have no effect.

NOTES:

13.0 INPUT CAPTURE

Note: This data sheet summarizes the features PIC24HJ32GP302/304. of the PIC24HJ64GPX02/X04. and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the PIC24H Family Reference Manual, "Section 12. Input Capture" (DS70248), which is available website from the Microchip (www.microchip.com).

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 devices support up to four input capture channels.

The input capture module captures the 16-bit value of the selected Time Base register when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:

- 1. Simple Capture Event modes:
 - Capture timer value on every falling edge of input at ICx pin
 - Capture timer value on every rising edge of input at ICx pin


- 2. Capture timer value on every edge (rising and falling)
- 3. Prescaler Capture Event modes:
 - Capture timer value on every 4th rising edge of input at ICx pin
 - Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select one of two 16bit timers (Timer2 or Timer3) for the time base. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- · Interrupt on input capture event
- · 4-word FIFO buffer for capture values
 - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Use of input capture to provide additional sources of external interrupts

Note: Only IC1 and IC2 can trigger a DMA data transfer. If DMA data transfers are required, the FIFO buffer size must be set to '1' (ICI<1:0> = 00)



13.1 Input Capture Registers

REGISTER 13-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER (x = 1, 2, 7 OR 8)

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
	_	ICSIDL	_	_	_	—	_			
bit 15						· ·	bit 8			
R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0			
ICTMR	ICI<	<1:0>	ICOV	ICBNE		ICM<2:0>				
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown			
bit 15-14	Unimplemen	ted: Read as '	0'							
bit 13	-	t Capture Modu	-							
		ture module ha ture module co			lle mode					
bit 12-8		ited: Read as '	-							
bit 7	-									
bit /	ICTMR: Input Capture Timer Select bits 1 = TMR2 contents are captured on capture event									
	0 = TMR3 contents are captured on capture event									
bit 6-5	ICI<1:0>: Select Number of Captures per Interrupt bits									
	11 = Interrupt on every fourth capture event									
	 10 = Interrupt on every third capture event 01 = Interrupt on every second capture event 									
		t on every capt		CIII						
bit 4	ICOV: Input Capture Overflow Status Flag bit (read-only)									
	1 = Input capture overflow occurred									
	•	capture overflo			`					
bit 3	ICBNE: Input Capture Buffer Empty Status bit (read-only)									
	 1 = Input capture buffer is not empty, at least one more capture value can be read 0 = Input capture buffer is empty 									
bit 2-0	ICM<2:0>: In	put Capture Mo	ode Select bits	5						
	111 = Input capture functions as interrupt pin only when device is in Sleep or Idle mode									
	(Rising edge detect only, all other control bits are not applicable.)									
	110 = Unused (module disabled)101 = Capture mode, every 16th rising edge									
		e mode, every								
		e mode, every								
		e mode, every	• •							
		e mode, every :0> bits do not			for this mode)					
		apture module								

14.0 OUTPUT COMPARE


Note: This data sheet summarizes the features PIC24HJ32GP302/304. of the PIC24HJ64GPX02/X04. and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the PIC24H Family Reference Manual. Output "Section 13. Compare" (DS70247), which is available from the Microchip website (www.microchip.com).

The Output Compare module can select either Timer2 or Timer3 for its time base. The module compares the value of the timer with the value of one or two compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the compare register value. The Output Compare module generates either a single output pulse or a sequence of output pulses, by changing the state of the output pin on the compare match events. The Output Compare module can also generate interrupts on compare match events.

The Output Compare module has multiple operating modes:

- Active Low One-Shot mode
- Active High One-Shot mode
- Toggle mode
- · Delayed One-Shot mode
- Continuous Pulse mode
- PWM mode without fault protection
- · PWM mode with fault protection

FIGURE 14-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM



14.1 Output Compare Modes

Configure the Output Compare modes by setting the appropriate Output Compare Mode (OCM<2:0>) bits in the Output Compare Control (OCxCON<2:0>) register. Table 14-1 lists the different bit settings for the Output Compare modes. Figure 14-2 illustrates the output


compare operation for various modes. The user application must disable the associated timer when writing to the output compare control registers to avoid malfunctions.

Note: Only OC1 and OC2 can trigger a DMA data transfer.

OCM<2:0>	Mode	OCx Pin Initial State	OCx Interrupt Generation	
000	Module Disabled	Controlled by GPIO register	—	
001	Active Low One-Shot	0	OCx Rising edge	
010	Active High One-Shot	1	OCx Falling edge	
011	Toggle Mode	Current output is maintained	OCx Rising and Falling edge	
100	Delayed One-Shot	0	OCx Falling edge	
101	Continuous Pulse mode	0	OCx Falling edge	
110	PWM mode without fault protection	0, if OCxR is zero 1, if OCxR is non-zero	No interrupt	
111	PWM mode with fault protection	0, if OCxR is zero 1, if OCxR is non-zero	OCFA Falling edge for OC1 to OC4	

TABLE 14-1: OUTPUT COMPARE MODES

FIGURE 14-2: OUTPUT COMPARE OPERATION



	-		-		(, , ,	,
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	—	OCSIDL		—		—	
bit 15							bit 8
U-0	U-0	U-0	R-0 HC	R/W-0	R/W-0	R/W-0	R/W-0
—	_	—	OCFLT	OCTSEL		OCM<2:0>	
bit 7							bit 0

REGISTER 14-1:	OCxCON: OUTPUT COMPARE x CONTROL REGISTER (x = 1, 2, 3 OR 4)

Legend:	HC = Cleared in Hardware	HS = Set in Hardware		
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14	Unimplemented: Read as '0'
bit 13	OCSIDL: Stop Output Compare in Idle Mode Control bit
	 1 = Output Compare x halts in CPU Idle mode 0 = Output Compare x continues to operate in CPU Idle mode
bit 12-5	Unimplemented: Read as '0'
bit 4	OCFLT: PWM Fault Condition Status bit
	 1 = PWM Fault condition has occurred (cleared in hardware only) 0 = No PWM Fault condition has occurred (This bit is only used when OCM<2:0> = 111.)
bit 3	OCTSEL: Output Compare Timer Select bit
	 1 = Timer3 is the clock source for Compare x 0 = Timer2 is the clock source for Compare x
bit 2-0	OCM<2:0>: Output Compare Mode Select bits
	 111 = PWM mode on OCx, Fault pin enabled 110 = PWM mode on OCx, Fault pin disabled 101 = Initialize OCx pin low, generate continuous output pulses on OCx pin 100 = Initialize OCx pin low, generate single output pulse on OCx pin 011 = Compare event toggles OCx pin 010 = Initialize OCx pin high, compare event forces OCx pin low 001 = Initialize OCx pin low, compare event forces OCx pin high 000 = Output compare channel is disabled

NOTES:

15.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note: This data sheet summarizes the features PIC24HJ32GP302/304, the of PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the PIC24H Family Reference Manual, "Section 18. Serial Peripheral Interface (SPI)" (DS70243), which is available from the Microchip website (www.microchip.com).

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, analog-to-digital converters, etc. The SPI module is compatible with SPI and SIOP from Motorola[®].

Each SPI module consists of a 16-bit shift register, SPIxSR (where x = 1 or 2), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates status conditions.

The serial interface consists of 4 pins:

- SDIx (serial data input)
- SDOx (serial data output)
- SCKx (shift clock input or output)
- SSx (active low slave select).

In Master mode operation, SCK is a clock output. In Slave mode, it is a clock input.

15.1 Interrupts

A series of 8 or 16 clock pulses shift out bits from the SPIxSR to SDOx pin and simultaneously shift in data from the SDIx pin. An interrupt is generated when the transfer is complete and the corresponding interrupt flag bit (SPI1IF) is set. This interrupt can be disabled through an interrupt enable bit (SPI1IE).

15.2 Receive Operations

The receive operation is double-buffered. When a complete byte is received, it is transferred from SPIxSR to SPIxBUF.

If the receive buffer is full when new data is being transferred from SPIxSR to SPIxBUF, the module sets the SPIROV bit, indicating an overflow condition. The transfer of the data from SPIxSR to SPIxBUF is not completed, and the new data is lost. The module does not respond to SCK transitions while SPIROV is '1', effectively disabling the module until SPIxBUF is read by user software.

15.3 Transmit Operations

Transmit writes are also double-buffered. The user application writes to SPIxBUF. When the Master or Slave transfer is completed, the contents of the shift register (SPIxSR) are moved to the receive buffer. If any transmit data has been written to the buffer register, the contents of the transmit buffer are moved to SPIxSR. The received data is thus placed in SPIxBUF and the transmit data in SPIxSR is ready for the next transfer.

Note: Both the transmit buffer (SPIxTXB) and the receive buffer (SPIxRXB) are mapped to the same register address, SPIxBUF. Do not perform read-modify-write operations (such as bit-oriented instructions) on the SPIxBUF register.

15.4 SPI Setup: Master Mode

To set up the SPI module for the Master mode of operation:

- 1. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFSn register.
 - b) Set the SPIxIE bit in the respective IECn register.
 - c) Write the SPIxIP bits in the respective IPCn register to set the interrupt priority.
- 2. Write the desired settings to the SPIxCON register with MSTEN (SPIxCON1<5>) = 1.
- 3. Clear the SPIROV bit (SPIxSTAT<6>).
- 4. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).
- 5. Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) starts as soon as data is written to the SPIxBUF register.

15.5 SPI Setup: Slave Mode

To set up the SPI module for the Slave mode of operation:

- 1. Clear the SPIxBUF register.
- 2. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFSn register.
 - b) Set the SPIxIE bit in the respective IECn register.
 - c) Write the SPIxIP bits in the respective IPCn register to set the interrupt priority.

- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 0.
- 4. Clear the SMP bit.
- 5. If the CKE bit is set, then set the SSEN bit (SPIxCON1<7>) to enable the SSx pin.
- 6. Clear the SPIROV bit (SPIxSTAT<6>).
- 7. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).

The SPI module generates an interrupt indicating completion of a byte or word transfer, as well as a separate interrupt for all SPI error conditions.

Note: Both SPI1 and SPI2 can trigger a DMA data transfer.




FIGURE 15-1: SPI MODULE BLOCK DIAGRAM




FIGURE 15-2: SPI MASTER/SLAVE CONNECTION

FIGURE 15-3: SPI MASTER, FRAME MASTER CONNECTION DIAGRAM





FIGURE 15-4: SPI MASTER, FRAME SLAVE CONNECTION DIAGRAM







FIGURE 15-5: SPI SLAVE, FRAME MASTER CONNECTION DIAGRAM

FIGURE 15-6: SPI SLAVE, FRAME SLAVE CONNECTION DIAGRAM



EQUATION 15-1: RELATIONSHIP BETWEEN DEVICE AND SPI CLOCK SPEED

$F_{SCK} = \frac{1}{P_{rimory} P_{roccolor} + S_{coordory} P_{roccolor}}$
Primary Prescaler • Secondary Prescaler

TABLE 15-1: SAMPLE SCKx FREQUENCIES

	Secondary Prescaler Settings					
Fcy = 40 MHz		1:1	2:1	4:1	6:1	8:1
Primary Prescaler Settings	1:1	Invalid	Invalid	10000	6666.67	5000
	4:1	10000	5000	2500	1666.67	1250
	16:1	2500	1250	625	416.67	312.50
	64:1	625	312.5	156.25	104.17	78.125
Fcy = 5 MHz						
Primary Prescaler Settings	1:1	5000	2500	1250	833	625
	4:1	1250	625	313	208	156
	16:1	313	156	78	52	39
	64:1	78	39	20	13	10

Note: SCKx frequencies shown in kHz.

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
SPIEN	—	SPISIDL	_	_	—	—	—
bit 15							bit 8
U-0	R/C-0	U-0	U-0	U-0	U-0	R-0	R-0
—	SPIROV					SPITBF	SPIRBF
bit 7							bit 0

REGISTER 15-1:	SPIxSTAT: SPIx STATUS AND CONTROL REGISTER

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	SPIEN: SPIx Enable bit
	1 = Enables module and configures SCKx, SDOx, SDIx and \overline{SSx} as serial port pins 0 = Disables module
bit 14	Unimplemented: Read as '0'
bit 13	SPISIDL: Stop in Idle Mode bit
	 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode
bit 12-7	Unimplemented: Read as '0'
bit 6	 SPIROV: Receive Overflow Flag bit 1 = A new byte/word is completely received and discarded. The user software has not read the previous data in the SPIxBUF register. 0 = No overflow has occurred.
bit 5-2	Unimplemented: Read as '0'
bit 1	SPITBF: SPIx Transmit Buffer Full Status bit
	 1 = Transmit not yet started, SPIxTXB is full 0 = Transmit started, SPIxTXB is empty Automatically set in hardware when CPU writes SPIxBUF location, loading SPIxTXB Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxSR
bit 0	SPIRBF: SPIx Receive Buffer Full Status bit
	 1 = Receive complete, SPIxRXB is full 0 = Receive is not complete, SPIxRXB is empty Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB Automatically cleared in hardware when core reads SPIxBUF location, reading SPIxRXB

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—		_	DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾
bit 15	I			11			bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSEN	CKP	MSTEN		SPRE<2:0>		PPRE	<1:0>
bit 7							bit
Legend:			h:+		nented bit read	(O'	
R = Readabl		W = Writable			nented bit, read		
-n = Value at	POR	'1' = Bit is set	['0' = Bit is cle	ared	x = Bit is unkr	IOWN
bit 15-13	Unimplomor	nted: Read as '	0'				
bit 12	-	able SCKx pin		ar modes only)			
		SPI clock is disa		• •			
		SPI clock is ena					
oit 11	DISSDO: Dis	able SDOx pin	bit				
		n is not used by		unctions as I/O)		
	0 = SDOx pir	n is controlled b	by the module				
bit 10	MODE16: Word/Byte Communication Select bit						
		ication is word					
L:1 0		ication is byte-	. ,				
bit 9	Master mode	ata Input Sam	ple Phase bit				
		<u>;.</u> a sampled at e	nd of data outr	out time			
		a sampled at m					
	Slave mode:						
		e cleared when		n Slave mode.			
bit 8		lock Edge Sele		e			1.11.0.
					clock state to Idl ock state to activ		
bit 7	SSEN: Slave	e Select Enable	bit (Slave mo	de)			
		used for Slave					
		not used by mo		olled by port fu	inction.		
bit 6		Polarity Select			11		
		for clock is a h for clock is a l					
bit 5		ster Mode Enat					
	1 = Master m						
	0 = Slave mo						

(FRMEN = 1).

-

REGISTER 15-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

- bit 4-2 **SPRE<2:0>:** Secondary Prescale bits (Master mode)
 - - 11 = Primary prescale 1:1

bit 1-0

- 10 = Primary prescale 4:1
- 01 = Primary prescale 16:1
- 00 = Primary prescale 64:1
- **Note 1:** The CKE bit is not used in the Framed SPI modes. Program this bit to '0' for the Framed SPI modes (FRMEN = 1).

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
FRMEN	SPIFSD	FRMPOL	_	—	_	—	_		
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0		
	<u> </u>	<u> </u>	_		_	FRMDLY			
bit 7							bit C		
Legend:									
R = Readabl	e bit	W = Writable I	bit	U = Unimpler	mented bit, rea	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			own		
bit 15	EDMEN: Eror	nod SDIV Supp	ort hit						
DIL 15		Framed SPIx Support bit ed SPIx support enabled (SSx pin used as frame sync pulse input/output)							
		SPIx support dis		in used as nam	le sync puise i	npul/output)			
bit 14	SPIFSD: Fran	SPIFSD: Frame Sync Pulse Direction Control bit							
		nc pulse input (
	0 = Frame sy	nc pulse output	(master)						
bit 13		ame Sync Pulse	-						
	1 = Frame sync pulse is active-high								
bit 12-2	-	0 = Frame sync pulse is active-low							
	•	Unimplemented: Read as '0' FRMDLY: Frame Sync Pulse Edge Select bit							
bit 1		•	•						
	,	nc pulse coincie							
bit 0	-	 Frame sync pulse precedes first bit clock Unimplemented: This bit must not be set to '1' by the user application. 							

REGISTER 15-3: SPIxCON2: SPIx CONTROL REGISTER 2

16.0 INTER-INTEGRATED CIRCUIT (I²C™)

Note: This data sheet summarizes the features PIC24HJ32GP302/304, the of PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the PIC24H Family Reference Manual, "Section 19. Inter-Integrated Circuit (I²C™)" (DS70235), which is available from the Microchip website (www.microchip.com).

The Inter-Integrated Circuit (I^2C) module provides complete hardware support for both Slave and Multi-Master modes of the I^2C serial communication standard, with a 16-bit interface.

The I²C module has a 2-pin interface:

- The SCLx pin is clock.
- The SDAx pin is data.

The I^2C module offers the following key features:

- I²C interface supporting both Master and Slave modes of operation.
- I²C Slave mode supports 7 and 10-bit address.
- I²C Master mode supports 7 and 10-bit address.
- I²C port allows bidirectional transfers between master and slaves.
- Serial clock synchronization for I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control).
- I²C supports multi-master operation, detects bus collision and arbitrates accordingly.

16.1 Operating Modes

The hardware fully implements all the master and slave functions of the I^2C Standard and Fast mode specifications, as well as 7 and 10-bit addressing.

The I^2C module can operate either as a slave or a master on an I^2C bus.

The following types of I^2C operation are supported:

- I²C slave operation with 7-bit address
- I²C slave operation with 10-bit address
- I²C master operation with 7- or 10-bit address

For details about the communication sequence in each of these modes, refer to the "*PIC24H Family Reference Manual*". Please see the Microchip website (www.microchip.com) for the latest PIC24H Family Reference Manual chapters.

16.2 I²C Registers

I2CxCON and I2CxSTAT are control and status registers, respectively. The I2CxCON register is readable and writable. The lower six bits of I2CxSTAT are read-only. The remaining bits of the I2CSTAT are read/write:

- I2CxRSR is the shift register used for shifting data internal to the module and the user application has no access to it.
- I2CxRCV is the receive buffer and the register to which data bytes are written, or from which data bytes are read.
- I2CxTRN is the transmit register to which bytes are written during a transmit operation.
- The I2CxADD register holds the slave address.
- A status bit, ADD10, indicates 10-bit Address mode.
- The I2CxBRG acts as the Baud Rate Generator (BRG) reload value.

In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV, and an interrupt pulse is generated.

16.3 I²C Interrupts

The I²C module generates two interrupts:

- MI2CxIF (I²C Master Events Interrupt flag)
- SI2CxIF (I²C Slave Events Interrupt flag)

A separate interrupt is generated for all I^2C error conditions.


16.4 Baud Rate Generator

In I²C Master mode, the reload value for the Baud Rate Generator (BRG) is located in the I2CxBRG register. When the BRG is loaded with this value, the BRG counts down to zero and stops until another reload has taken place. If clock arbitration is taking place, for example, the BRG is reloaded when the SCLx pin is sampled high.

As per the I²C standard, FscL can be 100 kHz or 400 kHz. However, the user application can specify any baud rate up to 1 MHz. I2CxBRG values of '0' or '1' are illegal.

EQUATION 16-1: SERIAL CLOCK RATE

 $I2CxBRG = \left(\frac{FCY}{FSCL} - \frac{FCY}{10.000.000}\right) - 1$



16.5 I²C Module Addresses

The 10-bit I2CxADD register contains the Slave mode addresses.

If the A10M bit (I2CxCON<10>) is '0', the address is interpreted by the module as a 7-bit address. When an address is received, it is compared to the 7 Least Significant bits of the I2CxADD register.

If the A10M bit is '1', the address is assumed to be a 10-bit address. When an address is received, it is compared with the binary value, '11110 A9 A8' (where A9 and A8 are two Most Significant bits of I2CxADD). If that value matches, the next address is compared with the Least Significant 8 bits of I2CxADD, as specified in the 10-bit addressing protocol.

TABLE 16-1: SUPPORTED 7-BIT I²C™ SLAVE ADDRESSES

Address	Description
0x00	General call address or Start byte
0x01-0x03	Reserved
0x04-0x07	HS mode Master codes
0x08-0x77	Valid 7-bit addresses
0x78-0x7B	Valid 10-bit addresses (lower 7 bits)
0x7C-0x7F	Reserved

16.6 Slave Address Masking

The I2CxMSK register (Register 16-3) designates address bit positions as "don't care" for both 7-bit and 10-bit Address modes. Setting a particular bit location (= 1) in the I2CxMSK register causes the slave module to respond, whether the corresponding address bit value is a '0' or '1'. For example, when I2CxMSK is set to '00100000', the Slave module detects both addresses, '0000000' and '00100000'.

To enable address masking, the IPMI (Intelligent Peripheral Management Interface) must be disabled by clearing the IPMIEN bit (I2CxCON<11>).

16.7 IPMI Support

The control bit IPMIEN enables the module to support the Intelligent Peripheral Management Interface (IPMI). When this bit is set, the module accepts and acts upon all addresses.

16.8 General Call Address Support

The general call address can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledgement.

The general call address is one of eight addresses reserved for specific purposes by the I²C protocol. It consists of all '0's with $R_W = 0$.

The general call address is recognized when the General Call Enable (GCEN) bit is set (I2CxCON<7> = 1). When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the I2CxRCV to determine if the address was device-specific or a general call address.

16.9 Automatic Clock Stretch

In Slave modes, the module can synchronize buffer reads and write to the master device by clock stretching.

16.9.1 TRANSMIT CLOCK STRETCHING

Both 10-bit and 7-bit Transmit modes implement clock stretching by asserting the SCLREL bit after the falling edge of the ninth clock, if the TBF bit is cleared, indicating the buffer is empty.

In Slave Transmit modes, clock stretching is always performed, irrespective of the STREN bit. The user's ISR must set the SCLREL bit before transmission is allowed to continue. By holding the SCLx line low, the user application has time to service the ISR and load the contents of the I2CxTRN before the master device can initiate another transmit sequence.

16.9.2 RECEIVE CLOCK STRETCHING

The STREN bit in the I2CxCON register can be used to enable clock stretching in Slave Receive mode. When the STREN bit is set, the SCLx pin is held low at the end of each data receive sequence.

The user's ISR must set the SCLREL bit before reception is allowed to continue. By holding the SCLx line low, the user application has time to service the ISR and read the contents of the I2CxRCV before the master device can initiate another receive sequence. This prevents buffer overruns.

16.10 Software Controlled Clock Stretching (STREN = 1)

When the STREN bit is '1', the software can clear the SCLREL bit to allow software to control the clock stretching.

If the STREN bit is '0', a software write to the SCLREL bit is disregarded and has no effect on the SCLREL bit.

16.11 Slope Control

The I^2C standard requires slope control on the SDAx and SCLx signals for Fast mode (400 kHz). The control bit, DISSLW, enables the user application to disable slew rate control if desired. It is necessary to disable the slew rate control for 1 MHz mode.

16.12 Clock Arbitration

Clock arbitration occurs when the master deasserts the SCLx pin (SCLx allowed to float high) during any receive, transmit or Restart/Stop condition. When the SCLx pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCLx pin is actually sampled high. When the SCLx pin is sampled high, the BRG is reloaded with the contents of I2CxBRG and begins counting. This process ensures that the SCLx high time is always at least one BRG rollover count in the event that the clock is held low by an external device.

16.13 Multi-Master Communication, Bus Collision and Bus Arbitration

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDAx pin, arbitration takes place when the master outputs a '1' on SDAx by letting SDAx float high while another master asserts a '0'. When the SCLx pin floats high, data should be stable. If the expected data on SDAx is a '1' and the data sampled on the SDAx pin = 0, then a bus collision has taken place. The master sets the I^2C master events interrupt flag and resets the master portion of the I^2C port to its Idle state.

16.14 Peripheral Pin Select Limitations

The I²C module has limited peripheral pin select functionality. When the ALTI2C bit in the FPOR configuration register is set to '1', I²C module uses SDAx/SLCx pins. When the ALTI2C bit is '0', the I²C module uses the ASDAx/ASCLx pins.

R/W-0	U-0	R/W-0	R/W-1 HC	R/W-0	R/W-0	R/W-0	R/W-0		
I2CEN	—	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN		
bit 15						1	bit 8		
R/W-0	R/W-0	R/W-0	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC		
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN		
bit 7							bit		
Legend:		U = Unimpler	nented bit, rea	d as '0'					
R = Readable	bit	W = Writable	bit	HS = Set in h	ardware	HC = Cleared	in hardware		
-n = Value at P	POR	'1' = Bit is se		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15	12CEN: 12Cx	Enable bit							
	-		e and configur	es the SDAx a	and SCLx pins a	as serial port pi	าร		
	0 = Disables	the I2Cx modu	le. All I ² C pins	are controlled	by port functio	ns.			
bit 14	Unimplemen	ted: Read as	0'						
bit 13		p in Idle Mode							
	 1 = Discontinue module operation when device enters an Idle mode 0 = Continue module operation in Idle mode 								
bit 12	SCLREL: SC	Lx Release Co	ontrol bit (when	operating as	l ² C slave)				
	1 = Release SCLx clock								
	0 = Hold SCLx clock low (clock stretch)								
	If STREN = 1: Bit is R/W (i.e., software can write '0' to initiate stretch and write '1' to release clock). Hardware clear								
					d of slave rece				
	<u>If STREN = 0</u>								
	Bit is R/S (i.e. transmission.		only write '1' to	o release cloc	k). Hardware cl	ear at beginning	g of slave		
bit 11	IPMIEN: Intel	lligent Peripher	al Managemer	nt Interface (IP	MI) Enable bit				
	1 = IPMI mode is enabled; all addresses Acknowledged 0 = IPMI mode disabled								
bit 10	A10M: 10-bit	Slave Address	s bit						
		is a 10-bit slav							
bit 9		able Slew Rate							
1 = Slew rate control disabled									
	0 = Slew rate	control enable	ed						
bit 8	SMEN: SMbu	us Input Levels	bit						
		O pin threshold Mbus input thi	ls compliant wi esholds	th SMbus spe	cification				
bit 7	GCEN: Gene	ral Call Enable	bit (when ope	rating as I ² C s	slave)				
		terrupt when a s enabled for r	-	ddress is recei	ved in the I2Cx	RSR			
	•	call address dis	• •						
bit 6	STREN: SCL	x Clock Stretcl	n Enable bit (w	hen operating	as I ² C slave)				
	Used in conju	unction with SC	LREL bit.						

REGISTER 16-1: I2CxCON: I2Cx CONTROL REGISTER

1 = Enable software or receive clock stretching

E

0 = Disable software or receive clock stretching

REGISTER 16-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master, applicable during master receive)
	Value that is transmitted when the software initiates an Acknowledge sequence. 1 = Send NACK during Acknowledge 0 = Send ACK during Acknowledge
bit 4	ACKEN: Acknowledge Sequence Enable bit (when operating as I ² C master, applicable during master receive)
	 1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence. 0 = Acknowledge sequence not in progress
bit 3	RCEN: Receive Enable bit (when operating as I ² C master)
	1 = Enables Receive mode for I^2C . Hardware clear at end of eighth bit of master receive data byte. 0 = Receive sequence not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I ² C master)
	 1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence. 0 = Stop condition not in progress
bit 1	RSEN: Repeated Start Condition Enable bit (when operating as I ² C master)
	 1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence.
	0 = Repeated Start condition not in progress
bit 0	SEN : Start Condition Enable bit (when operating as I ² C master)
	 1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence. 0 = Start condition not in progress

bit 0

-

REGISTER 16-2: I2CxSTAT: I2Cx STATUS REGISTER

bit 7

R-0 HSC	R-0 HSC	U-0	U-0	U-0	R/C-0 HS	R-0 HSC	R-0 HSC
ACKSTAT	TRSTAT	—	—	—	BCL	GCSTAT	ADD10
bit 15							bit 8
R/C-0 HS	R/C-0 HS	R-0 HSC	R/C-0 HSC	R/C-0 HSC	R-0 HSC	R-0 HSC	R-0 HSC
IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF

Legend:	U = Unimplemented b	U = Unimplemented bit, read as '0'						
R = Readable bit	W = Writable bit	HS = Set in hardware	HSC = Hardware set/cleared					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					

bit 15	ACKSTAT: Acknowledge Status bit (when operating as I ² C [™] master, applicable to master transmit operation)
	1 = NACK received from slave
	0 = ACK received from slave
	Hardware set or clear at end of slave Acknowledge.
bit 14	TRSTAT: Transmit Status bit (when operating as I ² C master, applicable to master transmit operation)
	1 = Master transmit is in progress (8 bits + ACK)
	0 = Master transmit is not in progress
	Hardware set at beginning of master transmission. Hardware clear at end of slave Acknowledge.
bit 13-11	Unimplemented: Read as '0'
bit 10	BCL: Master Bus Collision Detect bit
	1 = A bus collision has been detected during a master operation
	 No collision Hardware set at detection of bus collision.
bit 9	GCSTAT: General Call Status bit
bit 0	1 = General call address was received
	0 = General call address was not received
	Hardware set when address matches general call address. Hardware clear at Stop detection.
bit 8	ADD10: 10-bit Address Status bit
	1 = 10-bit address was matched
	0 = 10-bit address was not matched
	Hardware set at match of 2nd byte of matched 10-bit address. Hardware clear at Stop detection.
bit 7	IWCOL: Write Collision Detect bit
	 1 = An attempt to write the I2CxTRN register failed because the I²C module is busy 0 = No collision
	Hardware set at occurrence of write to I2CxTRN while busy (cleared by software).
bit 6	I2COV: Receive Overflow Flag bit
Site	1 = A byte was received while the I2CxRCV register is still holding the previous byte
	0 = No overflow
	Hardware set at attempt to transfer I2CxRSR to I2CxRCV (cleared by software).
bit 5	D_A: Data/Address bit (when operating as I ² C slave)
	1 = Indicates that the last byte received was data
	0 = Indicates that the last byte received was device address
	Hardware clear at device address match. Hardware set by reception of slave byte.
bit 4	P: Stop bit
	 Indicates that a Stop bit has been detected last Stop bit was not detected last
	Hardware set or clear when Start, Repeated Start or Stop detected.

REGISTER 16-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 3	S: Start bit
	 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last Hardware set or clear when Start, Repeated Start or Stop detected.
bit 2	R_W: Read/Write Information bit (when operating as I ² C slave)
	 1 = Read – indicates data transfer is output from slave 0 = Write – indicates data transfer is input to slave Hardware set or clear after reception of I²C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	 1 = Receive complete, I2CxRCV is full 0 = Receive not complete, I2CxRCV is empty Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	 1 = Transmit in progress, I2CxTRN is full 0 = Transmit complete, I2CxTRN is empty Hardware set when software writes I2CxTRN, Hardware clear at completion of data transmission.

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	_	—	_	—		AMSK9	AMSK8
bit 15					·		bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0
bit 7	·			•	•		bit

REGISTER 16-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9-0

AMSKx: Mask for Address bit x Select bit

1 = Enable masking for bit x of incoming message address; bit match not required in this position
 0 = Disable masking for bit x; bit match required in this position

NOTES:

17.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note: This data sheet summarizes the features PIC24HJ32GP302/304, of the PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the PIC24H Family Reference Manual, "Section 17. UART" (DS70232), which is available from the Microchip website (www.microchip.com).

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 device family. The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins and also includes an IrDA[®] encoder and decoder.


The primary features of the UART module are:

- Full-Duplex, 8- or 9-bit Data Transmission through the UxTX and UxRX pins
- Even, Odd or No Parity Options (for 8-bit data)
- · One or two stop bits
- Hardware flow control option with UxCTS and UxRTS pins
- Fully integrated Baud Rate Generator with 16-bit prescaler
- Baud rates ranging from 1 Mbps to 15 Mbps at 16 MIPS
- 4-deep First-In First-Out (FIFO) Transmit Data buffer
- 4-deep FIFO Receive Data buffer
- Parity, framing and buffer overrun error detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- · Transmit and Receive interrupts
- · A separate interrupt for all UART error conditions
- · Loopback mode for diagnostic support
- · Support for sync and break characters
- · Support for automatic baud rate detection
- · IrDA encoder and decoder logic
- 16x baud clock output for IrDA support

A simplified block diagram of the UART module is shown in Figure 17-1. The UART module consists of these key hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

FIGURE 17-1: UART SIMPLIFIED BLOCK DIAGRAM



2: If DMA transfers are required, the UART TX/RX FIFO buffer must be set to a size of 1 byte/word (i.e., UTXISEL<1:0> = 00 and URXISEL<1:0> = 00).

17.1 UART Baud Rate Generator (BRG)

The UART module includes a dedicated 16-bit Baud Rate Generator (BRG). The BRGx register controls the period of a free-running 16-bit timer. Equation 17-1 shows the formula for computation of the baud rate with BRGH = 0.

EQUATION 17-1: UART BAUD RATE WITH BRGH = 0

Baud Rate = $\frac{FCY}{16 \cdot (BRGx + 1)}$ BRGx = $\frac{FCY}{16 \cdot Baud Rate} - 1$

Note: FCY denotes the instruction cycle clock frequency (FOSC/2).

Example 17-1 shows the calculation of the baud rate error for the following conditions:

- Fcy = 4 MHz
- Desired Baud Rate = 9600

The maximum baud rate (BRGH = 0) possible is Fcy/16 (for BRGx = 0), and the minimum baud rate possible is Fcy/(16 • 65536).

Equation 17-2 shows the formula for computation of the baud rate with BRGH = 1.

EQUATION 17-2: UART BAUD RATE WITH BRGH = 1

- Baud Rate = $\frac{FCY}{4 \cdot (BRGx + 1)}$ BRGx = $\frac{FCY}{4 \cdot Baud Rate} - 1$
- **Note:** FCY denotes the instruction cycle clock frequency (FOSC/2).

The maximum baud rate (BRGH = 1) possible is FCY/4 (for BRGx = 0), and the minimum baud rate possible is $FCY/(4 \cdot 65536)$.

Writing a new value to the BRGx register causes the BRG timer to be reset (cleared). This ensures the BRG does not wait for a timer overflow before generating the new baud rate.

EXAMPLE 17-1: BAUD RATE ERROR CALCULATION (BRGH = 0)

Desired Baud Rate		FCY/(16 (BRGx + 1))
Solving for BRGx Va	lue:	
BRGx BRGx BRGx	=	((FCY/Desired Baud Rate)/16) – 1 ((4000000/9600)/16) – 1 25
Calculated Baud Rate	; = =	4000000/(16 (25 + 1)) 9615
Error	=	(Calculated Baud Rate – Desired Baud Rate) Desired Baud Rate
	=	(9615 – 9600)/9600 0.16%

17.2 Transmitting in 8-bit Data Mode

- 1. Set up the UART:
 - a) Write appropriate values for data, parity and Stop bits.
 - b) Write appropriate baud rate value to the BRGx register.
 - c) Set up transmit and receive interrupt enable and priority bits.
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt).
- 4. Write data byte to lower byte of UxTXREG word. The value is immediately transferred to the Transmit Shift Register (TSR) and the serial bit stream starts shifting out with the next rising edge of the baud clock.

A transmit interrupt is generated as per the interrupt control bits, UTXISEL<1:0>.

17.3 Transmitting in 9-bit Data Mode

- 1. Set up the UART (as described in **Section 17.2** "**Transmitting in 8-bit Data Mode**").
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt).
- 4. Write UxTXREG as a 16-bit value only.
- 5. A word write to UxTXREG triggers the transfer of the 9-bit data to the TSR. The serial bit stream starts shifting out with the first rising edge of the baud clock.

A transmit interrupt is generated as per the setting of control bits, UTXISEL<1:0>.

17.4 Break and Sync Transmit Sequence

The following sequence sends a message frame header made up of a Break, followed by an auto-baud Sync byte.

- 1. Configure the UART for the desired mode.
- 2. Set UTXEN and UTXBRK, which sets up the Break character.
- 3. Load the UxTXREG register with a dummy character to initiate transmission (value is ignored).
- 4. Write 0x55 to UxTXREG, which loads the Sync character into the transmit FIFO. After the Break has been sent, the UTXBRK bit is reset by hardware.

The Sync character now transmits.

17.5 Receiving in 8-bit or 9-bit Data Mode

- 1. Set up the UART (as described in Section 17.2 "Transmitting in 8-bit Data Mode").
- 2. Enable the UART

A receive interrupt is generated when one or more data characters have been received as per interrupt control bits, URXISEL<1:0>.

- 3. Read the OERR bit to determine if an overrun error has occurred. The OERR bit must be reset in software.
- 4. Read UxRXREG.

The act of reading the UxRXREG character moves the next character to the top of the receive FIFO, including a new set of PERR and FERR values.

17.6 <u>Flow Control Using UxCTS</u> and UxRTS Pins

UARTx Clear to Send ($\overline{\text{UxCTS}}$) and Request to Send ($\overline{\text{UxRTS}}$) are the two hardware controlled active-low pins associated with the UART module. The UEN<1:0> bits in the UxMODE register configures these pins.

These two pins allow the UART to operate in Simplex and Flow Control modes. They are implemented to control the transmission and the reception between the Data Terminal Equipment (DTE).

17.7 Infrared Support

The UART module provides two types of infrared UART support:

- IrDA clock output to support external IrDA encoder and decoder device (legacy module support)
- Full implementation of the IrDA encoder and decoder.

17.7.1 EXTERNAL IrDA SUPPORT – IrDA CLOCK OUTPUT

To support external IrDA encoder and decoder devices, the BCLK pin (same as the UxRTS pin) can be configured to generate the 16x baud clock. With UEN<1:0> = 11, the BCLK pin outputs the 16x baud clock if the UART module is enabled. The pin can be used to support the IrDA codec chip.

17.7.2 BUILT-IN IrDA ENCODER AND DECODER

The UART module includes full implementation of the IrDA encoder and decoder. The built-in IrDA encoder and decoder functionality is enabled using the IREN bit (UxMODE<12>). When enabled (IREN = 1), the receive pin (UxRX) acts as the input from the infrared receiver. The transmit pin (UxTX) acts as the output to the infrared transmitter.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0		
UARTEN	—	USIDL	IREN ⁽¹⁾	RTSMD	—	UEN	<1:0>		
bit 15							bit 8		
R/W-0 HC	R/W-0	R/W-0 HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEI	_<1:0>	STSEL		
bit 7							bit 0		
Logondi		HC = Hardwa	ro alcorad						
Legend: R = Readable	hit	W = Writable		II – Unimplor	montod bit road				
			UIL	•	nented bit, read				
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	lown		
bit 15		ARTx Enable bit							
bit 15				a controlled by	UARTx as define	ned by LIENIc1	.0>		
					port latches; U				
bit 14	_	ted: Read as ')'						
bit 13	-	in Idle Mode bit							
	 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode 								
bit 12	IREN: IrDA Encoder and Decoder Enable bit ⁽¹⁾								
	1 = IrDA enc	oder and decod	ler enabled						
	0 = IrDA encoder and decoder disabled								
bit 11		le Selection for		it					
		oin in Simplex m oin in Flow Cont							
bit 10	Unimplemen	ted: Read as ')'						
bit 9-8		IARTx Enable b							
					; UxCTS pin co	ntrolled by port	latches		
		JxRX, UxCTS a				ontrolled by po	rt latches		
	01 = UxTX, UxRX and UxRTS pins are enabled and used; UxCTS pin controlled by port latches 00 = UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/BCLK pins controlled by								
	port latc					·	2		
bit 7	WAKE: Wake	e-up on Start bit	Detect Durin	g Sleep Mode	Enable bit				
				K pin; interrupt	generated on fa	alling edge; bit	cleared		
	in hardware on following rising edge 0 = No wake-up enabled								
hit G			Mada Salaat	hit					
bit 6		ARTx Loopback .oopback mode	MODE SEIECL	DIL					
		k mode is disab	oled						
bit 5	•	o-Baud Enable							
				e next charact	ter – requires re	eception of a S	ync field (55h)		
		her data; cleare			tion				
		e measurement		completed					
bit 4		ceive Polarity In	version bit						
	1 = UxRX Idle 0 = UxRX Idle								

REGISTER 17-1: UxMODE: UARTx MODE REGISTER

Note 1: This feature is only available for the 16x BRG mode (BRGH = 0).

REGISTER 17-1: UxMODE: UARTx MODE REGISTER (CONTINUED)

- - Note 1: This feature is only available for the 16x BRG mode (BRGH = 0).

R/W-0	R/W-0	R/W-0	U-0	R/W-0 HC	R/W-0	R-0	R-1
UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN	UTXBF	TRMT
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0
URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7							bit 0

REGISTER 17-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

Legend:	HC = Hardware cleared		
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15,13	UTXISEL<1:0>: Transmission Interrupt Mode Selection bits
	11 = Reserved; do not use
	10 = Interrupt when a character is transferred to the Transmit Shift Register, and as a result, the
	transmit buffer becomes empty 01 = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit
	operations are completed
	00 = Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer)
bit 14	UTXINV: Transmit Polarity Inversion bit
	1 = UxTX Idle state is '1'
	0 = UxTX Idle state is '0'
bit 12	Unimplemented: Read as '0'
bit 11	UTXBRK: Transmit Break bit
	 1 = Send Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion
	0 = Sync Break transmission disabled or completed
bit 10	UTXEN: Transmit Enable bit
	1 = Transmit enabled, UxTX pin controlled by UARTx
	 Transmit disabled, any pending transmission is aborted and buffer is reset. UxTX pin controlled by port.
bit 9	UTXBF: Transmit Buffer Full Status bit (read-only)
	1 = Transmit buffer is full
	0 = Transmit buffer is not full, at least one more character can be written
bit 8	TRMT: Transmit Shift Register Empty bit (read-only)
	 1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed) 0 = Transmit Shift Register is not empty, a transmission is in progress or queued
bit 7-6	URXISEL<1:0>: Receive Interrupt Mode Selection bits
	11 = Interrupt is set on UxRSR transfer making the receive buffer full (i.e., has 4 data characters)
	10 = Interrupt is set on UxRSR transfer making the receive buffer 3/4 full (i.e., has 3 data characters) $0x$ = Interrupt is set when any character is received and transferred from the UxRSR to the receive
	buffer. Receive buffer has one or more characters.
bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect.
	0 = Address Detect mode disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle
	0 = Receiver is active

REGISTER 17-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (read/clear only)
	1 = Receive buffer has overflowed
	0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 \rightarrow 0 transition) resets the receiver buffer and the UxRSR to the empty state.
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	1 = Receive buffer has data, at least one more character can be read

0 = Receive buffer is empty

NOTES:

18.0 ENHANCED CAN (ECAN™) MODULE

Note: This data sheet summarizes the features PIC24HJ32GP302/304. the of PIC24HJ64GPX02/X04. and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the PIC24H Family Reference Manual, "Section 21. Enhanced Controller Area Network (ECAN™)" (DS70226), which is available from the Microchip website (www.microchip.com).

18.1 Overview

The Enhanced Controller Area Network (ECAN) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments. The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 devices contain up to two ECAN modules.

The ECAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH CAN specification. The module supports CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader can refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- Standard and extended data frames
- 0-8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- Automatic response to remote transmission requests
- Up to eight transmit buffers with application specified prioritization and abort capability (each buffer can contain up to 8 bytes of data)
- Up to 32 receive buffers (each buffer can contain up to 8 bytes of data)
- Up to 16 full (standard/extended identifier)
 acceptance filters
- · Three full acceptance filter masks
- DeviceNet[™] addressing support
- Programmable wake-up functionality with integrated low-pass filter
- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- Programmable clock source

- Programmable link to input capture module (IC2 for CAN1) for time-stamping and network synchronization
- · Low-power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

18.2 Frame Types

The ECAN module transmits various types of frames which include data messages, or remote transmission requests initiated by the user, as other frames that are automatically generated for control purposes. The following frame types are supported:

- Standard Data Frame: A standard data frame is generated by a node when the node wishes to transmit data. It includes an 11-bit Standard Identifier (SID), but not an 18-bit Extended Identifier (EID).
- Extended Data Frame: An extended data frame is similar to a standard data frame, but includes an extended identifier as well.
- Remote Frame:

It is possible for a destination node to request the data from the source. For this purpose, the destination node sends a remote frame with an identifier that matches the identifier of the required data frame. The appropriate data source node sends a data frame as a response to this remote request.

• Error Frame:

An error frame is generated by any node that detects a bus error. An error frame consists of two fields: an error flag field and an error delimiter field.

· Overload Frame:

An overload frame can be generated by a node as a result of two conditions. First, the node detects a dominant bit during interframe space which is an illegal condition. Second, due to internal conditions, the node is not yet able to start reception of the next message. A node can generate a maximum of 2 sequential overload frames to delay the start of the next message.

• Interframe Space:

Interframe space separates a proceeding frame (of whatever type) from a following data or remote frame.




FIGURE 18-1: ECAN™ MODULE BLOCK DIAGRAM

18.3 Modes of Operation

The ECAN module can operate in one of several operation modes selected by the user. These modes include:

- Initialization mode
- Disable mode
- Normal Operation mode
- Listen Only mode
- Listen All Messages mode
- · Loopback mode

Modes are requested by setting the REQOP<2:0> bits (CiCTRL1<10:8>). Entry into a mode is Acknowledged by monitoring the OPMODE<2:0> bits (CiCTRL1<7:5>). The module does not change the mode and the OPMODE bits until a change in mode is acceptable, generally during bus Idle time, which is defined as at least 11 consecutive recessive bits.

18.3.1 INITIALIZATION MODE

In the Initialization mode, the module does not transmit or receive. The error counters are cleared and the interrupt flags remain unchanged. The user application has access to Configuration registers that are access restricted in other modes. The module protects the user from accidentally violating the CAN protocol through programming errors. All registers which control the configuration of the module can not be modified while the module is on-line. The ECAN module is not allowed to enter the Configuration mode while a transmission is taking place. The Configuration mode serves as a lock to protect the following registers:

- All Module Control registers
- Baud Rate and Interrupt Configuration registers
- Bus Timing registers
- Identifier Acceptance Filter registers
- Identifier Acceptance Mask registers

18.3.2 DISABLE MODE

In Disable mode, the module does not transmit or receive. The module has the ability to set the WAKIF bit due to bus activity, however, any pending interrupts remains and the error counters retains their value.

If the REQOP<2:0> bits (CiCTRL1<10:8>) = 001, the module enters the Module Disable mode. If the module is active, the module waits for 11 recessive bits on the CAN bus, detect that condition as an Idle bus, then accept the module disable command. When the OPMODE<2:0> bits (CiCTRL1<7:5>) = 001, that indicates whether the module successfully went into Module Disable mode. The I/O pins reverts to normal I/O function when the module is in the Module Disable mode.

The module can be programmed to apply a low-pass filter function to the CiRX input line while the module or the CPU is in Sleep mode. The WAKFIL bit (CiCFG2<14>) enables or disables the filter.

Note: Typically, if the ECAN module is allowed to transmit in a particular mode of operation and a transmission is requested immediately after the ECAN module has been placed in that mode of operation, the module waits for 11 consecutive recessive bits on the bus before starting transmission. If the user switches to Disable mode within this 11-bit period, then this transmission is aborted and the corresponding TXABT bit is set and TXREQ bit is cleared.

18.3.3 NORMAL OPERATION MODE

Normal Operation mode is selected when REQOP<2:0> = 000. In this mode, the module is activated and the I/O pins assumes the CAN bus functions. The module transmits and receive CAN bus messages via the CiTX and CiRX pins.

18.3.4 LISTEN ONLY MODE

If the Listen Only mode is activated, the module on the CAN bus is passive. The transmitter buffers revert to the port I/O function. The receive pins remain inputs. For the receiver, no error flags or Acknowledge signals are sent. The error counters are deactivated in this state. The Listen Only mode can be used for detecting the baud rate on the CAN bus. To use this, it is necessary that there are at least two further nodes that communicate with each other.

18.3.5 LISTEN ALL MESSAGES MODE

The module can be set to ignore all errors and receive any message. The Listen All Messages mode is activated by setting REQOP<2:0> = '111'. In this mode, the data which is in the message assembly buffer, until the time an error occurred, is copied in the receive buffer and can be read via the CPU interface.

18.3.6 LOOPBACK MODE

If the Loopback mode is activated, the module connects the internal transmit signal to the internal receive signal at the module boundary. The transmit and receive pins revert to their port I/O function.

18.4 Message Reception

18.4.1 RECEIVE BUFFERS

The CAN bus module has up to 32 receive buffers, located in DMA RAM. The first 8 buffers need to be configured as receive buffers by clearing the corresponding TX/RX buffer selection (TXENn) bit in a CiTRmnCON register. The overall size of the CAN buffer area in DMA RAM is selectable by the user and is defined by the DMABS<2:0> bits (CiFCTRL<15:13>). The first 16 buffers can be assigned to receive filters, while the rest can be used only as a FIFO buffer.

An additional buffer is always committed to monitoring the bus for incoming messages. This buffer is called the Message Assembly Buffer (MAB).

All messages are assembled by the MAB and are transferred to the buffers only if the acceptance filter criterion are met. When a message is received, the RBIF flag (CiINTF<1>) is set. The user application would then need to inspect the CiVEC and/or CiRXFUL1 register to determine which filter and buffer caused the interrupt to get generated. The RBIF bit can only be set by the module when a message is received. The bit is cleared by the user when it has completed processing the message in the buffer. If the RBIE bit is set, an interrupt is generated when a message is received.

18.4.2 FIFO BUFFER MODE

The ECAN module provides FIFO buffer functionality if the buffer pointer for a filter has a value of '1111'. In this mode, the results of a hit on that buffer writes to the next available buffer location within the FIFO.

The CiFCTRL register defines the size of the FIFO. The FSA<4:0> bits in this register define the start of the FIFO buffers. The end of the FIFO is defined by the DMABS<2:0> bits if DMA is enabled. Thus, FIFO sizes up to 32 buffers are supported.

18.4.3 MESSAGE ACCEPTANCE FILTERS

The message acceptance filters and masks are used to determine if a message in the message assembly buffer should be loaded into either of the receive buffers. Once a valid message has been received into the Message Assembly Buffer (MAB), the identifier fields of the message are compared to the filter values. If there is a match, that message is loaded into the appropriate receive buffer. Each filter is associated with a buffer pointer (FnBP<3:0>), which is used to link the filter to one of 16 receive buffers.

The acceptance filter looks at incoming messages for the IDE bit (CiTRBnSID<0>) to determine how to compare the identifiers. If the IDE bit is clear, the message is a standard frame and only filters with the EXIDE bit (CiRXFnSID<3>) clear are compared. If the IDE bit is set, the message is an extended frame, and only filters with the EXIDE bit set are compared.

18.4.4 MESSAGE ACCEPTANCE FILTER MASKS

The mask bits essentially determine which bits to apply the filter to. If any mask bit is set to a zero, that bit is automatically accepted regardless of the filter bit. There are three programmable acceptance filter masks associated with the receive buffers. Any of these three masks can be linked to each filter by selecting the desired mask in the FnMSK<1:0> bits in the appropriate CiFMSKSELn register.

18.4.5 RECEIVE ERRORS

The ECAN module detects the following receive errors:

- · Cyclic Redundancy Check (CRC) error
- · Bit Stuffing error
- Invalid Message Receive error

These receive errors do not generate an interrupt. However, the receive error counter is incremented by one in case one of these errors occur. The RXWAR bit (CiINTF<9>) indicates that the receive error counter has reached the CPU warning limit of 96 and an interrupt is generated.

18.4.6 RECEIVE INTERRUPTS

Receive interrupts can be divided into 3 major groups, each including various conditions that generate interrupts:

· Receive Interrupt:

A message has been successfully received and loaded into one of the receive buffers. This interrupt is activated immediately after receiving the End-of-Frame (EOF) field. Reading the RXnIF flag indicates which receive buffer caused the interrupt.

Wake-up Interrupt:

The ECAN module has woken up from Disable mode or the device has woken up from Sleep mode.

· Receive Error Interrupts:

A receive error interrupt is indicated by the ERRIF bit. This bit shows that an error condition occurred. The source of the error can be determined by checking the bits in the CAN Interrupt Flag register, CiINTF.

- Invalid Message Received:

If any type of error occurred during reception of the last message, an error is indicated by the IVRIF bit.

Receiver Overrun: The RBOVIF bit (CiINTF<2>) indicates that an

The RBOVIE bit (CIINTES) indicates that an overrun condition occurred.

- Receiver Warning:

The RXWAR bit indicates that the receive error counter (RERRCNT<7:0>) has reached the warning limit of 96.

- Receiver Error Passive:

The RXEP bit indicates that the receive error counter has exceeded the error passive limit of 127 and the module has gone into error passive state.

18.5 Message Transmission

18.5.1 TRANSMIT BUFFERS

The ECAN module has up to eight transmit buffers, located in DMA RAM. These 8 buffers need to be configured as transmit buffers by setting the corresponding TX/RX buffer selection (TXENn or TXENm) bit in a CiTRmnCON register. The overall size of the CAN buffer area in DMA RAM is selectable by the user and is defined by the DMABS<2:0> bits (CiFCTRL<15:13>).

Each transmit buffer occupies 16 bytes of data. Eight of the bytes are the maximum 8 bytes of the transmitted message. Five bytes hold the standard and extended identifiers and other message arbitration information. The last byte is unused.

18.5.2 TRANSMIT MESSAGE PRIORITY

Transmit priority is a prioritization within each node of the pending transmittable messages. There are four levels of transmit priority. If the TXnPRI<1:0> bits (in CiTRmnCON) for a particular message buffer are set to '11', that buffer has the highest priority. If the TXnPRI<1:0> bits for a particular message buffer are set to '10' or '01', that buffer has an intermediate priority. If the TXnPRI<1:0> bits for a particular message buffer are '00', that buffer has the lowest priority. If two or more pending messages have the same priority, the messages are transmitted in decreasing order of buffer index.

18.5.3 TRANSMISSION SEQUENCE

To initiate transmission of the message, the TXREQn bit (in CiTRmnCON) must be set. The CAN bus module resolves any timing conflicts between the setting of the TXREQn bit and the Start-of-Frame (SOF), ensuring that if the priority was changed, it is resolved correctly before the SOF occurs. When TXREQn is set, the TXABTn, TXLARBn and TXERRn flag bits are automatically cleared.

Setting the TXREQn bit simply flags a message buffer as enqueued for transmission. When the module detects an available bus, it begins transmitting the message which has been determined to have the highest priority.

If the transmission completes successfully on the first attempt, the TXREQn bit is cleared automatically and an interrupt is generated if TXnIE was set.

If the message transmission fails, one of the error condition flags are set and the TXREQn bit remains set, indicating that the message is still pending for transmission. If the message encountered an error condition during the transmission attempt, the TXERRn bit is set and the error condition can cause an interrupt. If the message loses arbitration during the transmission attempt, the TXLARBn bit is set. No interrupt is generated to signal the loss of arbitration.

18.5.4 AUTOMATIC PROCESSING OF REMOTE TRANSMISSION REQUESTS

If the RTRENn bit (in the CiTRmnCON register) for a particular transmit buffer is set, the hardware automatically transmits the data in that buffer in response to remote transmission requests matching the filter that points to that particular buffer. The user does not need to manually initiate a transmission in this case.

18.5.5 ABORTING MESSAGE TRANSMISSION

The system can also abort a message by clearing the TXREQ bit associated with each message buffer. Setting the ABAT bit (CiCTRL1<12>) requests an abort of all pending messages. If the message has not yet started transmission, or if the message started but is interrupted by loss of arbitration or an error, the abort is processed. The abort is indicated when the module sets the TXABT bit and the TXnIF flag is not automatically set.

18.5.6 TRANSMISSION ERRORS

The ECAN module detects the following transmission errors:

- Acknowledge error
- Form error
- Bit error

These transmission errors does not necessarily generate an interrupt but are indicated by the transmission error counter. However, each of these errors causes the transmission error counter to be incremented by one. Once the value of the error counter exceeds the value of 96, the ERRIF (CiINTF<5>) and the TXWAR bit (CiINTF<10>) are set. Once the value of the error counter exceeds the value of 96, an interrupt is generated and the TXWAR bit in the Interrupt Flag register is set.

18.5.7 TRANSMIT INTERRUPTS

Transmit interrupts can be divided into 2 major groups, each including various conditions that generate interrupts:

• Transmit Interrupt:

At least one of the three transmit buffers is empty (not scheduled) and can be loaded to schedule a message for transmission. Reading the TXnIF flags indicates which transmit buffer is available and caused the interrupt.

Transmit Error Interrupts:

A transmission error interrupt is indicated by the ERRIF flag. This flag shows that an error condition occurred. The source of the error can be determined by checking the error flags in the CAN Interrupt Flag register, CiINTF. The flags in this register are related to receive and transmit errors.

- Transmitter Warning Interrupt:

The TXWAR bit indicates that the transmit error counter has reached the CPU warning limit of 96.

- Transmitter Error Passive:

The TXEP bit (CilNTF<12>) indicates that the transmit error counter has exceeded the error passive limit of 127 and the module has gone to error passive state.

- Bus Off:

The TXBO bit (CiINTF<13>) indicates that the transmit error counter has exceeded 255 and the module has gone to the bus off state.

Note: ECAN1 can trigger a DMA data transfer. If C1TX or C1RX, is selected as a DMA IRQ source, a DMA transfer occurs when the C1TXIF or C1RXIF bit gets set as a result of an ECAN1 transmission or reception.

18.6 Baud Rate Setting

All nodes on any particular CAN bus must have the same nominal bit rate. In order to set the baud rate, the following parameters have to be initialized:

- · Synchronization Jump Width
- Baud Rate Prescaler
- Phase Segments
- Length Determination of Phase Segment 2
- Sample Point
- · Propagation Segment bits

18.6.1 BIT TIMING

All controllers on the CAN bus must have the same baud rate and bit length. However, different controllers are not required to have the same master oscillator clock. At different clock frequencies of the individual controllers, the baud rate has to be adjusted by adjusting the number of time quanta in each segment.

The nominal bit time can be thought of as being divided into separate non-overlapping time segments. These segments are shown in Figure 18-2.

- Synchronization Segment (Sync Seg)
- Propagation Time Segment (Prop Seg)
- Phase Segment 1 (Phase1 Seg)
- Phase Segment 2 (Phase2 Seg)

The time segments and also the nominal bit time are made up of integer units of time called time quanta or Tq. By definition, the nominal bit time has a minimum of 8 Tq and a maximum of 25 Tq. Also, by definition, the minimum nominal bit time is 1 μ sec corresponding to a maximum bit rate of 1 MHz.

Input S	Signal							
	Sync	Pro Segm	p ent	ase nent 1		hase ment 2	Syr	nc
				Sa	mple Point			
Τα								

FIGURE 18-2: ECAN™ MODULE BIT TIMING

18.6.2 PRESCALER SETTING

There is a programmable prescaler with integral values ranging from 1 to 64, in addition to a fixed divide-by-2 for clock generation. The time quantum (TQ) is a fixed unit of time derived from the oscillator period and is given by Equation 18-1.

Note:	FCAN must not	exceed	40	MHz.	lf
	CANCKS = 0, the	n Fcy mu	st no	ot exce	ed
	20 MHz.				

EQUATION 18-1: TIME QUANTUM FOR CLOCK GENERATION

 $T_Q = 2 (BRP < 5:0 > + 1)/FCAN$

18.6.3 PROPAGATION SEGMENT

This part of the bit time is used to compensate physical delay times within the network. These delay times consist of the signal propagation time on the bus line and the internal delay time of the nodes. The Prop Seg can be programmed from 1 T_Q to 8 T_Q by setting the PRSEG<2:0> bits (CiCFG2<2:0>).

18.6.4 PHASE SEGMENTS

The phase segments are used to optimally locate the sampling of the received bit within the transmitted bit time. The sampling point is between Phase1 Seg and Phase2 Seg. These segments are lengthened or shortened by resynchronization. The end of the Phase1 Seg determines the sampling point within a bit period. The segment is programmable from 1 T_Q to 8 T_Q . Phase2 Seg provides delay to the next transmitted data transition. The segment is programmable from 1 T_Q to 8 T_Q , Phase2 Seg or the information processing time (2 Tq). The Phase1 Seg is initialized by setting bits SEG1PH<2:0> (CiCFG2<5:3>) and Phase2 Seg is initialized by setting SEG2PH<2:0> (CiCFG2<10:8>).

The following requirement must be fulfilled while setting the lengths of the phase segments (Prop Seg + Phase1 Seg \geq Phase2 Seg).

18.6.5 SAMPLE POINT

The sample point is the point of time at which the bus level is read and interpreted as the value of that respective bit. The location is at the end of Phase1 Seg. If the bit timing is slow and contains many TQ, it is possible to specify multiple sampling of the bus line at the sample point. The level determined by the CAN bus then corresponds to the result from the majority decision of three values. The majority samples are taken at the sample point and twice before with a distance of TQ/2. The ECAN module allows the user to choose between sampling three times at the same point or once at the same point, by setting or clearing the SAM bit (CiCFG2<6>). Typically, the sampling of the bit should take place at about 60-70% through the bit time, depending on the system parameters.

18.6.6 SYNCHRONIZATION

To compensate for phase shifts between the oscillator frequencies of the different bus stations, each CAN controller must be able to synchronize to the relevant signal edge of the incoming signal. When an edge in the transmitted data is detected, the logic compares the location of the edge to the expected time (Synchronous Segment). The circuit then adjusts the values of Phase1 Seg and Phase2 Seg. There are two mechanisms used to synchronize.

18.6.6.1 Hard Synchronization

Hard synchronization is only done whenever there is a 'recessive' to 'dominant' edge during bus Idle, indicating the start of a message. After hard synchronization, the bit time counters are restarted with the Sync Seg. Hard synchronization forces the edge which has caused the hard synchronization to lie within the synchronization segment of the restarted bit time. If a hard synchronization is done, there is no resynchronization within that bit time.

18.6.6.2 Resynchronization

As a result of resynchronization, Phase1 Seg can be lengthened or Phase2 Seg can be shortened. The amount of lengthening or shortening of the phase buffer segment has an upper boundary known as the synchronization jump width, and is specified by the SJW<1:0> bits (CiCFG1<7:6>). The value of the synchronization jump width is added to Phase1 Seg or subtracted from Phase2 Seg. The resynchronization jump width is programmable between 1 Tq and 4 Tq.

The following requirement must be fulfilled while setting the SJW<1:0> bits (Phase2 Seg > Synchronization Jump Width).

Note:	In the register descriptions that follow, 'i' in the register identifier denotes the ECAN1 module.
	'n' in the register identifier denotes the buffer, filter or mask number.
	'm' in the register identifier denotes the word number within a particular CAN data field.

REGISTER				REGISTER 1					
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0		
_	—	CSIDL	ABAT	CANCKS		REQOP<2:0>			
bit 15							bit 8		
R-1	R-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0		
	OPMODE<2:0>	•	_	CANCAP		—	WIN		
bit 7							bit (
Legend:		C = Writable I	oit, but only '0	' can be writter	to clear the b	oit			
R = Readabl	e bit	W = Writable			nented bit, rea				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	างพท		
bit 15-14	Unimplemen	ted: Read as '	0'						
bit 13	CSIDL: Stop i	in Idle Mode bi	t						
				levice enters Id	le mode				
		module operat							
bit 12		All Pending Tra							
	•	transmit buffer		nsmission. smissions are a	bortod				
bit 11		AN Master Cloc			aborteu				
	1 = CAN FCAN								
		N clock is Foso	;						
bit 10-8		Request Ope		bits					
	000 = Set Normal Operation mode								
	001 = Set Disable mode								
	010 = Set Loc	•							
		ten Only Mode nfiguration mo							
	101 = Reserv								
	110 = Reserv								
		ten All Messag							
bit 7-5		0>: Operation I							
		e is in Normal C		de					
	001 = Module is in Disable mode 010 = Module is in Loopback mode								
	011 = Module is in Listen Only mode								
		e is in Configura	ation mode						
	101 = Reserv								
	110 = Reserv	e is in Listen Al	Messages m	node					
bit 4		ted: Read as '							
bit 3	=			Capture Event	Enable bit				
	1 = Enable in	put capture bas		nessage receiv					
bit 2-1	0 = Disable C	ted: Read as '	∩ '						
bit 0	-	ap Window Sel							
		-							
	1 = Use filter	window							

REGISTER 18-1: CICTRL1: ECAN™ CONTROL REGISTER 1

-

			CONTROL		-		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_		_	_	_	_	_
bit 15		•	·	•			bit 8
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
_	_				DNCNT<4:0>		
bit 7							bit 0

REGISTER 18-2: CiCTRL2: ECAN™ CONTROL REGISTER 2

Legend:	C = Writeable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-5 Unimplemented: Read as '0'

bit 4-0

DNCNT<4:0>: DeviceNet[™] Filter Bit Number bits

10010-11111 = Invalid selection 10001 = Compare up to data byte 3, bit 6 with EID<17>

•

.

.

00001 = Compare up to data byte 1, bit 7 with EID<0> 00000 = Do not compare data bytes

REGISTER	18-3: CiVE	C: ECAN™ IN	ITERRUPT	CODE REGIS	TER					
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0			
—		—			FILHIT<4:()>				
bit 15							bit 8			
U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0			
		-	-	ICODE<6:0>			-			
bit 7							bit (
Legend:		C = Writeable	bit but only	y '0' can be writte	n to clear the	> hit				
R = Readab	le bit	W = Writable	-	U = Unimpler						
-n = Value a		'1' = Bit is se		'0' = Bit is clea		x = Bit is unki	nown			
			*				-			
bit 15-13	Unimpleme	nted: Read as	ʻ0'							
bit 12-8	FILHIT<4:0>	: Filter Hit Num	ber bits							
		11 = Reserved								
	01111 = Filt	er 15								
	•									
	•									
	•									
	00001 = Filt 00000 = Filt									
bit 7		nted: Read as '	ʻ0 '							
bit 6-0	•	>: Interrupt Flag								
		1111111 = Rese								
		1000100 = FIFO almost full interrupt								
		Receiver overflo								
		Wake-up interru Error interrupt	ipt							
	1000000 =									
	•									
	•									
	•									
		111111 = Rese RB15 buffer Inte								
	•		enupt							
	•									
	•									
	0001001 =	RB9 buffer inter	rupt							
	0001000 = 	RB8 buffer inter	rupt							
		TRB7 buffer inte								
		TRB6 buffer inte TRB5 buffer inte								
		TRB4 buffer inte								
		TRB3 buffer inte								
		TRB2 buffer inte								
		TRB1 buffer inte								
	0000000 =	TRB0 Buffer int	enupi							

REGISTER 18-3: CIVEC: ECAN™ INTERRUPT CODE REGISTER

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
	DMABS<2:0>		_	—	_	—	_
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	_			FSA<4:0>		
bit 7							bit 0

REGISTER 18-4: CIFCTRL: ECAN™ FIFO CONTROL REGISTER

Legend:	C = Writeable bit, but	C = Writeable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-13	DMABS<2:0>: DMA Buffer Size bits 111 = Reserved 110 = 32 buffers in DMA RAM 101 = 24 buffers in DMA RAM 100 = 16 buffers in DMA RAM 011 = 12 buffers in DMA RAM 010 = 8 buffers in DMA RAM 001 = 6 buffers in DMA RAM
bit 12-5	Unimplemented: Read as '0'
bit 4-0	FSA<4:0>: FIFO Area Starts with Buffer bits
	11111 = Read buffer RB31
	•
	•
	•
	00001 = Tx/Rx buffer TRB1 00000 = Tx/Rx buffer TRB0

E

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
_	_			FBP<5:()>		
bit 15		·					bit
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
—				FNRB<5	:0>		
bit 7							bit
Legend:		C = Writable	hit but only '	0' can be written to o	lear the hi	+	
R = Readab	le hit	W = Writable	-	U = Unimplement			
-n = Value a		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkn	0000
	IT OK	1 - Dit 13 361					OWIT
bit 15-14	Unimpleme	ented: Read as '	∩'				
bit 13-8	-	FIFO Buffer Poir					
		RB31 buffer					
	011110 = F						
	•						
	•						
	•						
	000001 = T	RB1 buffer					
		TRB0 buffer					
bit 7-6	Unimpleme	ented: Read as '	0'				
bit 5-0		>: FIFO Next Rea		nter bits			
	011111 = F	RB31 buffer					
	011110 = F	RB30 buffer					
	•						
	•						
	Legend:						
	000001 = T	FRB1 buffer FRB0 buffer					

REGISTER 18-5: CIFIFO: ECAN™ FIFO STATUS REGISTER

5

REGISTER 1	8-6: CilNTF	F: ECAN™ IN	TERRUPT	FLAG REGIS	STER			
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0	
_	_	ТХВО	TXBP	RXBP	TXWAR	RXWAR	EWARN	
bit 15							bit 8	
	R/C-0					R/C-0	R/C-0	
R/C-0 IVRIF	WAKIF	R/C-0 ERRIF	U-0	R/C-0 FIFOIF	R/C-0 RBOVIF	R/C-0	TBIF	
bit 7	WANIF	ERRIF	_	FIFUIF	REUVIE	RDIF	bit 0	
							DILU	
Legend:		C = Writeable	bit, but only	0' can be writte	en to clear the b	pit		
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown	
bit 15-14	-	ted: Read as '						
bit 13		mitter in Error \$ er is in Bus Off		bit				
		er is in Bus Οπ er is not in Bus						
bit 12		mitter in Error S		sive hit				
511 12		er is in Bus Pa						
	0 = Transmitte	er is not in Bus	Passive state	e				
bit 11	RXBP: Recei	ver in Error Sta	te Bus Passiv	/e bit				
		is in Bus Passi						
		is not in Bus P						
bit 10		nsmitter in Erro		ng bit				
	1 = Transmitter is in Error Warning state							
bit 9	0 = Transmitter is not in Error Warning state RXWAR : Receiver in Error State Warning bit							
		is in Error War	•					
	0 = Receiver	is not in Error \	Warning state					
bit 8		nsmitter or Rec		•				
		er or Receiver						
1.11.7		er or Receiver			state			
bit 7		l Message Rec Request has oo		ot Flag bit				
		Request has no						
bit 6		Wake-up Activi		ag bit				
		Request has or		-9				
	0 = Interrupt F	Request has no	ot occurred					
bit 5	ERRIF: Error	Interrupt Flag	oit (multiple se	ources in CiIN	FF<13:8> regist	er)		
		Request has or						
	-	Request has no						
bit 4	-	ted: Read as '		-				
bit 3		Almost Full In		it				
		Request has or Request has no						
bit 2	•	Buffer Overflov		a bit				
		Request has or		ig bit				
	•	Request has no						
bit 1	RBIF: RX But	ffer Interrupt Fla	ag bit					
	•	Request has or						
	-	Request has no						
bit 0		fer Interrupt Fla Request has or						
		Request has of Request has no						

REGISTER 18-6: CIINTF: ECAN™ INTERRUPT FLAG REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	_	_	_	—	_	_		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
IVRIE	WAKIE	ERRIE	_	FIFOIE	RBOVIE	RBIE	TBIE		
bit 7						•	bit 0		
Legend:		C = Writeable	bit, but only	'0' can be writte	en to clear the b	it			
				U = Unimpler	mented bit, read	as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is u		x = Bit is unkr	nown		
bit 15-8	Unimplemen	Unimplemented: Read as '0'							
bit 7	IVRIE: Invalio	d Message Rec	eived Interrup	ot Enable bit					
	•	Request Enable							
	0 = Interrupt	0 = Interrupt Request not enabled							
bit 6		Wake-up Activi	•	ag bit					
		1 = Interrupt Request Enabled							
	•	0 = Interrupt Request not enabled							
bit 5	ERRIE: Error Interrupt Enable bit								
	1 = Interrupt Request Enabled								
		Request not en							
bit 4	Unimplemen	ted: Read as '	0'						
bit 3		Almost Full Int		e bit					
	1 = Interrupt	1 = Interrupt Request Enabled							

REGISTER 18-7: CIINTE: ECAN[™] INTERRUPT ENABLE REGISTER

	0 = Interrupt Request not enabled
hit 2	PROVIE: DX Buffer Overflow Interrupt Enable bit

- bit 2 **RBOVIE**: RX Buffer Overflow Interrupt Enable bit
 - 1 = Interrupt Request Enabled 0 = Interrupt Request not enabled
- bit 1 **RBIE**: RX Buffer Interrupt Enable bit
- 1 = Interrupt Request Enabled
- 0 = Interrupt Request not enabled
- bit 0 **TBIE**: TX Buffer Interrupt Enable bit
 - 1 = Interrupt Request Enabled
 - 0 = Interrupt Request not enabled

REGISTER 1	8-8: CiEC:	ECAN™ TRA	NSMIT/REC	EIVE ERRO	R COUNT RE	GISTER	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TERRC	NT<7:0>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			RERRC	NT<7:0>			
bit 7							bit 0

Legend:	C = Writeable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-8 **TERRCNT<7:0>:** Transmit Error Count bits

bit 7-0 RERRCNT<7:0>: Receive Error Count bits

REGISTER 18-9: CiCFG1: ECAN™ BAUD RATE CONFIGURATION REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SJW<	<1:0>			BRI	^{>} <5:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimplei	mented bit, read	as '0'	

R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7-6	SJW<1:0>: Synchronization Jump Width bits 11 = Length is 4 x TQ
	$10 = \text{Length is } 3 \times \text{Tq}$
	01 = Length is 2 x TQ
	00 = Length is 1 x TQ
bit 5-0	BRP<5:0>: Baud Rate Prescaler bits
	11 1111 = TQ = 2 x 64 x 1/FCAN
	•
	•
	•
	00 0010 = TQ = 2 x 3 x 1/FCAN 00 0001 = TQ = 2 x 2 x 1/FCAN
	00 0000 = Tq = 2 x 1 x 1/Fcan

U-0	R/W-x	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
_	WAKFIL		_	_		SEG2PH<2:0>	
bit 15							bit
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SEG2PHTS	SAM		SEG1PH<2:0	>		PRSEG<2:0>	
bit 7							bit
Legend:							
R = Readable		W = Writable		-	nented bit, rea		
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 15	Unimplemen	nted: Read as	ʻ∩ '				
bit 14	-	lect CAN bus L		Vake-up bit			
		bus line filter					
		line filter is no		e-up			
bit 13-11	Unimplemer	nted: Read as	ʻ0'				
bit 10-8	SEG2PH<2:0	0>: Phase Seg	ment 2 bits				
	111 = Length	n is 8 x Tq					
	•						
	•						
	•						
	000 = Lengt h						
bit 7		Phase Segme	nt 2 Time Sele	ect bit			
	1 = Freely pr						
				ion Processing	Time (IPT), w	hichever is grea	ter
bit 6	•	e of the CAN b					
		is sampled thre					
bit 5-3		0>: Phase Seg	=	e point			
	111 = Length	-					
	•						
	•						
	•						
	000 = Length	n is 1 x Tq					
	-		T 0				
bit 2-0	PRSEG<2:0>	Propagation	Time Segmen	it bits			
bit 2-0		Propagation is 8 x TQ	Time Segmen	it bits			
bit 2-0	PRSEG<2:0> 111 = Length		Time Segmen	it bits			
bit 2-0			Time Segmen	it bits			
bit 2-0			Time Segmen	it bits			

REGISTER 18-10: CICFG2: ECAN™ BAUD RATE CONFIGURATION REGISTER 2

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0
bit 7							bit 0

REGISTER 18-11: CIFEN1: ECAN™ ACCEPTANCE FILTER ENABLE REGISTER

Legend:	C = Writeable bit, bu	C = Writeable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 15-0

FLTENn: Enable Filter n to Accept Messages bits

1 = Enable Filter n

0 = Disable Filter n

REGISTER 18-12: CiBUFPNT1: ECAN™ FILTER 0-3 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F3BP	<3:0>			F2BF	?<3:0>		
bit 15							bit 8	
R/W-0		R/W-0				R/W-0		
R/W-U	R/W-0 F1BP·		R/W-0	R/W-0	R/W-0	R/W-U P<3:0>	R/W-0	
hit 7	FIDP	<3.0>			FUBP	<3.0>	bit (
bit 7							bit C	
Legend:		C = Writeable	bit, but only	'0' can be writte	n to clear the b	oit		
R = Readabl	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown	
bit 15-12	1111 = Filter	RX Buffer mask hits received ir hits received ir	RX FIFO bu					
	•							
		hits received ir hits received ir						
bit 11-8	0000 = Filter F2BP<3:0>:	hits received ir RX Buffer masl	n RX Buffer 0 k for Filter 2 (s	same values as	-			
bit 11-8 bit 7-4	0000 = Filter F2BP<3:0>: F1BP<3:0>:	hits received ir RX Buffer mask RX Buffer mask	RX Buffer 0 k for Filter 2 (k for Filter 1 (same values as same values as same values as	bit 15-12)			

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F7BF	^D <3:0>			F6E	3P<3:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F5BP<3:0>				F4E	3P<3:0>		
bit 7							bit 0
Legend:		C = Writeable	bit, but only	'0' can be written to	o clear the	bit	
R = Readable	e bit	W = Writable	-	U = Unimplemer			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleare	d	x = Bit is unkr	nown

REGISTER 18-13: CiBUFPNT2: ECAN™ FILTER 4-7 BUFFER POINTER REGISTER

bit 15-12	F7BP<3:0>: RX Buffer mask for Filter 7 1111 = Filter hits received in RX FIFO buffer 1110 = Filter hits received in RX Buffer 14
	•
	0001 = Filter hits received in RX Buffer 1 0000 = Filter hits received in RX Buffer 0
bit 11-8	F6BP<3:0>: RX Buffer mask for Filter 6 (same values as bit 15-12)
bit 7-4	F5BP<3:0>: RX Buffer mask for Filter 5 (same values as bit 15-12)
bit 3-0	F4BP<3:0>: RX Buffer mask for Filter 4 (same values as bit 15-12)

REGISTER 18-14: CIBUFPNT3: ECAN™ FILTER 8-11 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F11B	P<3:0>			F10E	3P<3:0>		
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
R/W-U		P<3:0>	R/W-U	R/W-U		P<3:0>	R/W-0	
bit 7	F9D	3.0>			FOD	F \3.02	bit 0	
Legend:		C = Writeable	e bit, but only	'0' can be writte	n to clear the	bit		
R = Readabl	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	t POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unki	nown	
bit 15-12		>: RX Buffer ma		•				
		er hits received in er hits received in						
	•							
	•							
	•							
	0001	er hits received in er hits received in						
bit 11-8	F10BP<3:0	>: RX Buffer ma	sk for Filter 10	0 (same values	as bit 15-12)			
bit 7-4	F9BP<3:0>	: RX Buffer mas	k for Filter 9 (same values as	bit 15-12)			
bit 3-0	F8BP<3:0>	: RX Buffer mas	k for Filter 8 (same values as	bit 15-12)			

REGISTER	10-13. CIDU	FINIH. LOAI		12-13 DUIT L		REGISTER	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F15B	P<3:0>			F14B	P<3:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F13B	P<3:0>			F12B	P<3:0>	
bit 7							bit 0
Legend:		C = Writeable	e bit, but only	'0' can be writte	en to clear the	bit	
R = Readabl	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at	t POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkı	nown
bit 15-12	1111 = Filte	>: RX Buffer ma er hits received in er hits received in	n RX FIFO bu	ffer			
	•						
	0001	er hits received in er hits received in					
bit 11 0	E44DD <2.0		ali fan Filfan 1		an hit 15 10)		

REGISTER 18-15: CiBUFPNT4: ECAN™ FILTER 12-15 BUFFER POINTER REGISTER

DIT 15-12	1111 = Filter hits received in RX FIFO buffer 1110 = Filter hits received in RX Buffer 14
	•
	•
	•
	0001 = Filter hits received in RX Buffer 1
	0000 = Filter hits received in RX Buffer 0
bit 11-8	F14BP<3:0>: RX Buffer mask for Filter 14 (same values as bit 15-12)
bit 7-4	F13BP<3:0>: RX Buffer mask for Filter 13 (same values as bit 15-12)
bit 3-0	F12BP<3:0>: RX Buffer mask for Filter 12 (same values as bit 15-12)

-x R/W-x 9 SID8 -x R/W-x 1 SID0	R/W-x SID7 U-0 —	R/W-x SID6 R/W-x EXIDE	R/W-x SID5 U-0	R/W-x SID4	R/W-x SID3 bit 8
/-x R/W-x		R/W-x			
	U-0		U-0		bit 8
	U-0		U-0		
1 SID0		FXIDE		R/W-x	R/W-x
			—	EID17	EID16
				•	bit C
C = Writeable	bit but only '	0' can be writte	n to clear the b	it	
	, ,				
			,		own
:0>: Standard Identif	er bits				
•					
0					
= 1 then:					
ch only messages wi	th extended i	dentifier addres	ses		
	W = Writable I '1' = Bit is set :1' = Bit is set :2:0>: Standard Identifi ssage address bit SIE ssage address bit SIE Iemented: Read as '(: Extended Identifier E = 1 then: tch only messages with tch only messages with = 0 then: EXIDE bit. Iemented: Read as '(':16>: Extended Identifier ssage address bit EIE	W = Writable bit '1' = Bit is set D:0>: Standard Identifier bits ssage address bit SIDx must be '1 ssage address bit SIDx must be '0 lemented: Read as '0' Extended Identifier Enable bit E = 1 then: tch only messages with extended i tch only messages with standard ic E = 0 then: EXIDE bit. lemented: Read as '0' 7:16>: Extended Identifier bits ssage address bit EIDx must be '1	W = Writable bit U = Unimplen '1' = Bit is set '0' = Bit is clear 0:0>: Standard Identifier bits ssage address bit SIDx must be '1' to match filter ssage address bit SIDx must be '0' to match filter lemented: Read as '0' : Extended Identifier Enable bit E = 1 then: tch only messages with extended identifier address tch only messages with standard identifier address E = 0 then: EXIDE bit. lemented: Read as '0'	W = Writable bit U = Unimplemented bit, read '1' = Bit is set '0' = Bit is cleared D:0>: Standard Identifier bits ssage address bit SIDx must be '1' to match filter ssage address bit SIDx must be '0' to match filter lemented: Read as '0' Extended Identifier Enable bit E = 1 then: tch only messages with extended identifier addresses tch only messages with standard identifier addresses E = 0 then: EXIDE bit. lemented: Read as '0' '1':16>: Extended Identifier bits ssage address bit EIDx must be '1' to match filter	 '1' = Bit is set '0' = Bit is cleared x = Bit is unknown D:O>: Standard Identifier bits ssage address bit SIDx must be '1' to match filter ssage address bit SIDx must be '0' to match filter lemented: Read as '0' : Extended Identifier Enable bit = 1 then: tch only messages with extended identifier addresses tch only messages with standard identifier addresses = 0 then: EXIDE bit. lemented: Read as '0' P:16>: Extended Identifier bits ssage address bit EIDx must be '1' to match filter

DECISTED 18 16. CIDYERSID. ECANIM ACCEDIANCE EILTED STANDADD IDENTIFIED DECISTED

5

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
pit 15							bit
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	EID6	EID5	EID4	EID3	EID2	EID1	EID0

Legend:	C = Writeable bit, but	C = Writeable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Message address bit EIDx must be '1' to match filter

0 = Message address bit EIDx must be '0' to match filter

REGISTER 18-18: CIFMSKSEL1: ECAN™ FILTER 7-0 MASK SELECTION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F7MSk	<<1:0>	F6MSł	<<1:0>	F5MS	K<1:0>	F4MSI	<<1:0>
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F3MSk	<1:0>	F2MS	<<1:0>	F1MS	K<1:0>	F0MSł	<<1:0>
bit 7							bit 0

Legend:	C = Writeable bit, but	C = Writeable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 15-14	F7MSK<1:0>: Mask Source for Filter 7 bit 11 = No mask 10 = Acceptance Mask 2 registers contain mask 01 = Acceptance Mask 1 registers contain mask 00 = Acceptance Mask 0 registers contain mask
bit 13-12	F6MSK<1:0>: Mask Source for Filter 6 bit (same values as bit 15-14)
bit 11-10	F5MSK<1:0>: Mask Source for Filter 5 bit (same values as bit 15-14)
bit 9-8	F4MSK<1:0>: Mask Source for Filter 4 bit (same values as bit 15-14)
bit 7-6	F3MSK<1:0>: Mask Source for Filter 3 bit (same values as bit 15-14)
bit 5-4	F2MSK<1:0>: Mask Source for Filter 2 bit (same values as bit 15-14)
bit 3-2	F1MSK<1:0>: Mask Source for Filter 1 bit (same values as bit 15-14)
bit 1-0	F0MSK<1:0>: Mask Source for Filter 0 bit (same values as bit 15-14)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
F15MSK<1:0>		F14MS	F14MSK<1:0>		F13MSK<1:0>		F12MSK<1:0>	
bit 15							bit	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
F11MSK<1:0>		F10MS		F9MSK<1:0>		F8MSK<1:0>		
bit 7	DK~1.02	FTUMS	K~1.02	F91013	X~1.0~	FolviSi	bit	
							DIL	
Legend:		C = Writeable	bit, but only '()' can be writte	n to clear the b	oit		
R = Readable bit		W = Writable	bit	U = Unimplemented bit, read		l as '0'		
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	arod	x = Bit is unkr	nown	
		0>: Mask Sourc						
bit 15-14	F15MSK<1: 11 = No mas 10 = Accepta 01 = Accepta	0>: Mask Sourc	e for Filter 15 gisters contain gisters contain	bit mask mask	1160			
bit 15-14 bit 13-12	F15MSK<1: 11 = No mas 10 = Accepta 01 = Accepta 00 = Accepta F14MSK<1:	0>: Mask Sourc sk ance Mask 2 reg ance Mask 1 reg ance Mask 0 reg 0>: Mask Sourc	e for Filter 15 gisters contain gisters contain gisters contain e for Filter 14	bit mask mask mask bit (same value	es as bit 15-14)	,		
bit 15-14 bit 13-12 bit 11-10	F15MSK<1: 11 = No mas 10 = Accepta 01 = Accepta 00 = Accepta F14MSK<1:	0>: Mask Sourc sk ance Mask 2 reg ance Mask 1 reg ance Mask 0 reg	e for Filter 15 gisters contain gisters contain gisters contain e for Filter 14	bit mask mask mask bit (same value	es as bit 15-14)	,		
bit 15-14 bit 13-12	F15MSK<1: 11 = No mas 10 = Accepta 01 = Accepta 00 = Accepta F14MSK<1: F13MSK<1:	0>: Mask Sourc sk ance Mask 2 reg ance Mask 1 reg ance Mask 0 reg 0>: Mask Sourc	e for Filter 15 gisters contain gisters contain gisters contain e for Filter 14 e for Filter 13	bit mask mask mask bit (same value bit (same value	es as bit 15-14) es as bit 15-14)			
bit 15-14 bit 13-12 bit 11-10	F15MSK<1:: 11 = No mas 10 = Accepta 01 = Accepta 00 = Accepta F14MSK<1:: F13MSK<1:: F12MSK<1::	0>: Mask Sourc sk ance Mask 2 reg ance Mask 1 reg ance Mask 0 reg 0>: Mask Sourc 0>: Mask Sourc	e for Filter 15 gisters contain gisters contain gisters contain e for Filter 14 e for Filter 13 e for Filter 12	bit mask mask mask bit (same value bit (same value bit (same value	es as bit 15-14) es as bit 15-14) es as bit 15-14)	· · · · · · · · · · · · · · · · · · ·		
bit 15-14 bit 13-12 bit 11-10 bit 9-8	F15MSK<1:: 11 = No mas 10 = Accepta 01 = Accepta 00 = Accepta F14MSK<1:: F13MSK<1:: F12MSK<1::	0>: Mask Sourc sk ance Mask 2 reg ance Mask 1 reg ance Mask 0 reg 0>: Mask Sourc 0>: Mask Sourc 0>: Mask Sourc	e for Filter 15 gisters contain gisters contain gisters contain e for Filter 14 e for Filter 13 e for Filter 12 e for Filter 11	bit mask mask bit (same value bit (same value bit (same value bit (same value	es as bit 15-14) es as bit 15-14) es as bit 15-14) es as bit 15-14) s as bit 15-14))))		
bit 15-14 bit 13-12 bit 11-10 bit 9-8 bit 7-6	F15MSK<1:: 11 = No mas 10 = Accepta 01 = Accepta 00 = Accepta F14MSK<1:: F13MSK<1:: F12MSK<1:: F11MSK<1:: F10MSK<1::	0>: Mask Sourc sk ance Mask 2 reg ance Mask 1 reg ance Mask 0 reg 0>: Mask Sourc 0>: Mask Sourc 0>: Mask Sourc	e for Filter 15 gisters contain gisters contain gisters contain e for Filter 14 e for Filter 13 e for Filter 12 e for Filter 11 e for Filter 11	bit mask mask bit (same value bit (same value bit (same value bit (same value bit (same value	es as bit 15-14) es as bit 15-14) es as bit 15-14) es as bit 15-14) es as bit 15-14))))		

REGISTER 18-19: CiFMSKSEL2: ECAN™ FILTER 15-8 MASK SELECTION REGISTER

REGISTER 1		nSID: ECAN TER n (n = 0		ANCE FILTE	R MASK STA	NDARD IDEI	NTIFIER
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 15							bit 8
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	—	MIDE	_	EID17	EID16
bit 7							bit 0

Legend:	C = Writeable bit, but only	C = Writeable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-5	SID<10:0>: Standard Identifier bits
	1 = Include bit SIDx in filter comparison
	0 = Bit SIDx is don't care in filter comparison
bit 4	Unimplemented: Read as '0'
bit 3	MIDE: Identifier Receive Mode bit
	 1 = Match only message types (standard or extended address) that correspond to EXIDE bit in filter 0 = Match either standard or extended address message if filters match (i.e., if (Filter SID) = (Message SID) or if (Filter SID/EID) = (Message SID/EID))
bit 2	Unimplemented: Read as '0'
bit 1-0	EID<17:16>: Extended Identifier bits
	1 = Include bit EIDx in filter comparison
	0 = Bit EIDx is don't care in filter comparison

REGISTER 18-21: CIRXMnEID: ECAN[™] ACCEPTANCE FILTER MASK EXTENDED IDENTIFIER REGISTER n (n = 0-2)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0

Legend:	C = Writeable bit, but c	C = Writeable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Include bit EIDx in filter comparison

0 = Bit EIDx is don't care in filter comparison

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8
bit 15							bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0
bit 7							bit 0

REGISTER 18-22: CIRXFUL1: ECAN™ RECEIVE BUFFER FULL REGISTER 1

Legend:	C = Writeable bit, bu	C = Writeable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0 **RXFUL<15:0>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty

REGISTER 18-23: CIRXFUL2: ECAN™ RECEIVE BUFFER FULL REGISTER 2

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL31 | RXFUL30 | RXFUL29 | RXFUL28 | RXFUL27 | RXFUL26 | RXFUL25 | RXFUL24 |
| bit 15 | | | | | | | bit 8 |

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL23 | RXFUL22 | RXFUL21 | RXFUL20 | RXFUL19 | RXFUL18 | RXFUL17 | RXFUL16 |
| bit 7 | | | | | | | bit 0 |

Legend:	C = Writeable bit, but	C = Writeable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0 **RXFUL<31:16>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8
bit 15							bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0
bit 7							bit 0

REGISTER 18-24: CIRXOVF1: ECAN™ RECEIVE BUFFER OVERFLOW REGISTER 1

Legend:	C = Writeable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0 **RXOVF<15:0>:** Receive Buffer n Overflow bits

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition

REGISTER 18-25: CIRXOVF2: ECAN™ RECEIVE BUFFER OVERFLOW REGISTER 2

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF31	RXOVF30	RXOVF29	RXOVF28	RXOVF27	RXOVF26	RXOVF25	RXOVF24
bit 15 bit 8							

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF23	RXOVF22	RXOVF21	RXOVF20	RXOVF19	RXOVF18	RXOVF17	RXOVF16
bit 7 bit 0							

Legend:	C = Writeable bit, but	C = Writeable bit, but only '0' can be written to clear the bit					
R = Readable bit	t, read as '0'						
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 15-0 **RXOVF<31:16>:** Receive Buffer n Overflow bits

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition

R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
TXENn	TXABTn	TXLARBn	TXERRn	TXREQn	RTRENn	TXnPF	RI<1:0>
bit 15			II				bit
R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
TXENm	TXABTm ⁽¹⁾	TXLARBm ⁽¹⁾	TXERRm ⁽¹⁾	TXREQm	RTRENm	TXmPF	RI<1:0>
bit 7							bit
Legend:		C = Writeable	bit but only '0)' can be writte	en to clear the bi	t	
R = Readabl	e bit	W = Writable			nented bit, read		
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	own
		1 Dit lo oot		o Ditio die			
bit 15-8	See Definitior	n for Bits 7-0, C	ontrols Buffer	n			
bit 7		RX Buffer Seleo					
	1 = Buffer TR	Bn is a transmi	t buffer				
	0 = Buffer TR	Bn is a receive	buffer				
bit 6	TXABTm: Me	essage Aborteo	l bit ⁽¹⁾				
1 = Message was aborted							
	-	completed tran		-			
bit 5	TXLARBm: N	Message Lost A	rbitration bit ⁽¹⁾				
		lost arbitration					
	•	did not lose arl		•			
bit 4		ror Detected D	•				
		or occurred wh					
L:1 0		or did not occu		ssage was bei	ng sent		
bit 3		essage Send R	-	hit automatic	ally clears when	the message i	e euccosefull
	sent.	that a messag	e be sent. The		any clears when	the message i	s successiuii
	0 = Clearing t	the bit to '0' wh	ile set requests	s a message a	abort.		
bit 2	RTRENm: Au	uto-Remote Tra	nsmit Enable b	oit			
		emote transmit	,				
		emote transmit			unaffected		
bit 1-0		>: Message Tra		ority bits			
		message priori					
		ermediate mess					
	0.1 = 1 ow interms	ermediate mess	and priority				

REGISTER 18-26: CiTRmnCON: ECAN™ Tx/Rx BUFFER m CONTROL REGISTER

Note 1: This bit is cleared when TXREQ is set.

Note: The buffers, SID, EID, DLC, Data Field and Receive Status registers are located in DMA RAM.

18.7 ECAN Message Buffers

ECAN Message Buffers are part of DMA RAM Memory. They are not ECAN special function registers. The user application must directly write into the DMA RAM area that is configured for ECAN Message Buffers. The location and size of the buffer area is defined by the user application.

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	SID10	SID9	SID8	SID7	SID6
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID5	SID4	SID3	SID2	SID1	SID0	SRR	IDE
bit 7							bit 0

R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 15-15	
bit 12-2	SID<10:0>: Standard Identifier bits
bit 1	SRR: Substitute Remote Request bit
	 Message will request remote transmission
	0 = Normal message
bit 0	IDE: Extended Identifier bit
	1 = Message will transmit extended identifier
	O = Message will transmit standard identifier

0 = Message will transmit standard identifier

BUFFER 20-2: ECAN[™] MESSAGE BUFFER WORD 1

U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
—	—		—	EID17	EID16	EID15	EID14
bit 15		-			-	-	bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID13	EID12	EID11	EID10	EID9	EID8	EID7	EID6
bit 7							bit 0

Legend:			
R = Readable bit	Readable bit W = Writable bit U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12 Unimplemented: Read as '0'

bit 11-0 EID<17:6>: Extended Identifier bits

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID5	EID4	EID3	EID2	EID1	EID0	RTR	RB1
bit 15							bit 8
U-x	U-x	U-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	_	_	RB0	DLC3	DLC2	DLC1	DLC0
bit 7							bit 0

BUFFER 20-3: ECAN[™] MESSAGE BUFFER WORD 2

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10	EID<5:0>: Extended Identifier bits
bit 9	RTR: Remote Transmission Request bit
	1 = Message will request remote transmission0 = Normal message
bit 8	RB1: Reserved Bit 1
	User must set this bit to '0' per CAN protocol.
bit 7-5	Unimplemented: Read as '0'
bit 4	RB0: Reserved Bit 0
	User must set this bit to '0' per CAN protocol.
bit 3-0	DLC<3:0>: Data Length Code bits

BUFFER 20-4: ECAN[™] MESSAGE BUFFER WORD 3

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
			By	/te 1				
bit 15							bit 8	
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
			By	/te 0				
bit 7	it 7						bit 0	
Legend:								
R = Readable I	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared x = Bit is unknown		nown	

bit 15-8 Byte 1<15:8>: ECAN Message byte 0

bit 7-0 Byte 0<7:0>: ECAN Message byte 1

DUFFER 20-5.	ECAN	WESSAGE	DUFFER V				
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			By	/te 3			
bit 15							bit 8
		—		D 444	—		
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			By	/te 2			
bit 7							bit C
Legend:							
R = Readable bit	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'			
-n = Value at PO	= Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is		x = Bit is unki	nown			

BUFFER 20-5: ECAN[™] MESSAGE BUFFER WORD 4

bit 15-8 Byte 3<15:8>: ECAN Message byte 3

bit 7-0 Byte 2<7:0>: ECAN Message byte 2

BUFFER 20-6: ECAN[™] MESSAGE BUFFER WORD 5

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
			By	te 5				
bit 15							bit 8	
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
			Ву	te 4				
bit 7					bit 0			
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown		

bit 15-8 Byte 5<15:8>: ECAN Message byte 5

bit 7-0 Byte 4<7:0>: ECAN Message byte 4

DOI 1 EIX 20-7.	LUAN	MEGOAGE					
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			B	yte 7			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			B	yte 6			
bit 7							bit 0
Legend:							
R = Readable bit	R = Readable bit W = Writable bit		it	U = Unimplemented bit, read as '0'			
-n = Value at POI	R	'1' = Bit is set		'0' = Bit is cleared x = Bit is unkno		nown	

BUFFER 20-7: ECAN[™] MESSAGE BUFFER WORD 6

bit 15-8 Byte 7<15:8>: ECAN Message byte 7

bit 7-0 Byte 6<7:0>: ECAN Message byte 6

BUFFER 20-8: ECAN[™] MESSAGE BUFFER WORD 7

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
_	_	_			FILHIT<4:0>(1)		
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	_	_	_	—	—	_	—	
bit 7							bit 0	
Legend:								
R = Readab	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unknown			
bit 15-13	Unimplemen	ted: Read as '	0'					
	-							

bit 12-8 **FILHIT<4:0>:** Filter Hit Code bits⁽¹⁾

Encodes number of filter that resulted in writing this buffer.

bit 7-0 Unimplemented: Read as '0'

Note 1: Only written by module for receive buffers, unused for transmit buffers.

19.0 10-BIT/12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC1)

This data sheet summarizes the features Note: PIC24HJ32GP302/304, the of PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the PIC24H Family Reference Manual, "Section 16. Analogto-Digital Converter (ADC)" (DS70225), which is available from the Microchip website (www.microchip.com).

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 devices have up to 13 ADC input channels.

The AD12B bit (AD1CON1<10>) allows each of the ADC modules to be configured by the user as either a 10-bit, 4-sample/hold ADC (default configuration) or a 12-bit, 1-sample/hold ADC.

Note: The ADC module needs to be disabled before modifying the AD12B bit.

19.1 Key Features

The 10-bit ADC configuration has the following key features:

- · Successive Approximation (SAR) conversion
- Conversion speeds of up to 1.1 Msps
- · Up to 13 analog input pins
- External voltage reference input pins
- Simultaneous sampling of up to four analog input pins
- · Automatic Channel Scan mode
- Selectable conversion trigger source
- Selectable Buffer Fill modes
- Operation during CPU Sleep and Idle modes

The 12-bit ADC configuration supports all the above features, except:

- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only one sample/hold amplifier in the 12-bit configuration, so simultaneous sampling of multiple channels is not supported.

Depending on the particular device pinout, the ADC can have up to 13 analog input pins, designated AN0 through AN12. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs can be shared with other ana-

log input pins. The actual number of analog input pins and external voltage reference input configuration depends on the specific device.

Block diagrams of the ADC module are shown in Figure 19-1 and Figure 19-2.

19.2 ADC Initialization

The following configuration steps should be performed.

- 1. Configure the ADC module:
 - a) Select port pins as analog inputs (AD1PCFGH<15:0> or AD1PCFGL<15:0>)
 - b) Select voltage reference source to match expected range on analog inputs (AD1CON2<15:13>)
 - c) Select the analog conversion clock to match desired data rate with processor clock (AD1CON3<7:0>)
 - d) Determine how many S/H channels are used (AD1CON2<9:8> and AD1PCFGH<15:0> or AD1PCFGL<15:0>)
 - e) Select the appropriate sample/conversion sequence (AD1CON1<7:5> and AD1CON3<12:8>)
 - f) Select how conversion results are presented in the buffer (AD1CON1<9:8>)
 - g) Turn on ADC module (AD1CON1<15>)
- 2. Configure ADC interrupt (if required):
 - a) Clear the AD1IF bit
 - b) Select ADC interrupt priority

19.3 ADC and DMA

If more than one conversion result needs to be buffered before triggering an interrupt, DMA data transfers can be used. ADC1 can trigger a DMA data transfer. If ADC1 is selected as the DMA IRQ source, a DMA transfer occurs when the AD1IF bit gets set as a result of an ADC1 sample conversion sequence.

The SMPI<3:0> bits (AD1CON2<5:2>) are used to select how often the DMA RAM buffer pointer is incremented.

The ADDMABM bit (AD1CON1<12>) determines how the conversion results are filled in the DMA RAM buffer area being used for ADC. If this bit is set, DMA buffers are written in the order of conversion. The module provides an address to the DMA channel that is the same as the address used for the non-DMA standalone buffer. If the ADDMABM bit is cleared, then DMA buffers are written in Scatter/Gather mode. The module provides a scatter/gather address to the DMA channel, based on the index of the analog input and the size of the DMA buffer.





FIGURE 19-1: ADC MODULE BLOCK DIAGRAM

FIGURE 19-2: ADC1 MODULE BLOCK DIAGRAM FOR PIC24HJ32GP302, PIC24HJ64GP202/ 502, AND PIC24HJ128GP202/502 DEVICES




EQUATION 19-1: ADC CONVERSION CLOCK PERIOD


$$T_{AD} = T_{CY}(ADCS + 1)$$

$$ADCS = \frac{TAD}{TCY} - 1$$









R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
ADON		ADSIDL	ADDMABM		AD12B	FORM	1<1:0>
bit 15							bit a
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/C-0
						HC,HS	HC, HS
	SSRC<2:0>			SIMSAM	ASAM	SAMP	DONE
bit 7							bit
Legend:		HC = Cleared	by hardware	HS = Set by	hardware		
R = Readabl	le bit	W = Writable	bit	-	mented bit, rea	id as '0'	
-n = Value at	t POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	ADON: ADC	Operating Mod	te hit				
		dule is operatir					
bit 14	Unimplemen	ted: Read as	·0'				
bit 13	ADSIDL: Stop	o in Idle Mode	bit				
			eration when de ation in Idle mod		lle mode		
bit 12	ADDMABM:	-					
			n in the order of le as the addres				ss to the DM
			n in Scatter/Gat ased on the inde				
bit 11	Unimplemen	ted: Read as	ʻ0 '				
bit 10	1 = 12-bit, 1-	t or 12-bit Ope channel ADC channel ADC	•	t			
bit 9-8	FORM<1:0>:		-				
	<u>For 10-bit ope</u> 11 = Reserve	e <u>ration:</u> d					
		nteger (Dout :	=ssss sssd 00dd dddd d		where s = .NO	T.d<9>)	
	For 12-bit ope	d					
		nteger (Dout	= ssss sddd dddd dddd d		where $s = .NO^{2}$	T.d<11>)	
bit 7-5			Source Select	-			
	110 = Reserv 101 = Reserv	ed ed	sampling and s		·		
	011 = Reserv 010 = GP tim 001 = Active	ed er (Timer3 for transition on II	ADC1) compare NT pin ends sar	e ends sampli npling and sta	ng and starts c rts conversion		
		y sample bit e	nas samping a		0.000		

REGISTER 19-1: AD1CON1: ADC1 CONTROL REGISTER 1

bit 4 Unimplemented: Read as '0'

E

-

REGISTER 19-1: AD1CON1: ADC1 CONTROL REGISTER 1 (CONTINUED)

SIMSAM: Simultaneous Sample Select bit (only applicable when CHPS<1:0> = 01 or 1x)
<pre>When AD12B = 1, SIMSAM is: U-0, Unimplemented, Read as '0' 1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS<1:0> = 1x); or Samples CH0 and CH1 simultaneously (when CHPS<1:0> = 01) 0 = Samples multiple channels individually in sequence</pre>
ASAM: ADC Sample Auto-Start bit
 1 = Sampling begins immediately after last conversion. SAMP bit is auto-set. 0 = Sampling begins when SAMP bit is set
SAMP: ADC Sample Enable bit
 1 = ADC sample/hold amplifiers are sampling 0 = ADC sample/hold amplifiers are holding If ASAM = 0, software can write '1' to begin sampling. Automatically set by hardware if ASAM = 1. If SSRC = 000, software can write '0' to end sampling and start conversion. If SSRC ≠ 000, automatically cleared by hardware to end sampling and start conversion.
DONE: ADC Conversion Status bit
 1 = ADC conversion cycle is completed. 0 = ADC conversion not started or in progress Automatically set by hardware when ADC conversion is complete. Software can write '0' to clear DONE status (software not allowed to write '1'). Clearing this bit does NOT affect any operation in progress. Automatically cleared by hardware at start of a new conversion.

	19-2: AD1C	UNZ. ADC	I CONTROL RE	GISTER 2			
R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	VCFG<2:0>		—	—	CSCNA	CHPS	6<1:0>
bit 15							bit 8
R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BUFS			SMPI	-	1011 0	BUFM	ALTS
bit 7				0.0		DOT W	bit (
Legend:							
R = Readable	e bit	W = Writab	le bit	U = Unimple	mented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is s		'0' = Bit is cle		x = Bit is unkr	าดพท
ii valuo at		- Dicio		Bit lo bit			
bit 15-13	VCFG<2:0>:	Converter V	oltage Reference	Configuration	bits		
	A	DREF+	ADREF-				
	000	AVDD	Avss				
	001 Exte	rnal VREF+	Avss				
	010	Avdd	External VREF-				
	011 Exte	rnal VREF+	External VREF-				
	1xx	Avdd	Avss				
bit 12-11	Unimplemen	ted: Read a	s '0'				
bit 10	CECNALSON						
	COUNA. OLA	n input Sele	ctions for CH0+ du	Iring Sample	A bit		
	1 = Scan inp	•	ctions for CHU+ du	Iring Sample	A bit		
		uts	ctions for CHU+ du	Iring Sample	A bit		
	1 = Scan inp 0 = Do not se	uts can inputs	nnels Utilized bits	iring Sample	A dit		
	1 = Scan inp 0 = Do not so CHPS<1:0>: When AD128	uts can inputs Selects Cha 3 = 1, CHPS	nnels Utilized bits <1:0> is: U-0, Un				
	1 = Scan inp 0 = Do not so CHPS<1:0>: When AD12E 1x = Convert	uts can inputs Selects Cha 3 = 1, CHPS s CH0, CH1,	nnels Utilized bits <1:0> is: U-0, Uni CH2 and CH3				
	1 = Scan inp 0 = Do not so CHPS<1:0>: When AD12E 1x = Convert 01 = Convert	uts can inputs Selects Cha 3 = 1, CHPS s CH0, CH1, s CH0 and C	nnels Utilized bits <1:0> is: U-0, Uni CH2 and CH3				
bit 9-8	1 = Scan inp 0 = Do not so CHPS<1:0>: When AD12E 1x = Convert 01 = Convert 00 = Convert	uts can inputs Selects Cha 3 = 1, CHPS s CH0, CH1, s CH0 and C s CH0	nnels Utilized bits <1:0> is: U-0, Un i CH2 and CH3 CH1	implemented			
bit 9-8	1 = Scan inp 0 = Do not so CHPS<1:0>: When AD12E 1x = Convert 01 = Convert BUFS: Buffer	uts can inputs Selects Cha 3 = 1, CHPS s CH0, CH1, s CH0 and C s CH0 Fill Status b	nnels Utilized bits < 1:0> is: U-0, Un i CH2 and CH3 CH1 it (only valid when	implemented BUFM = 1)	l, Read as '0'	0.0~7	
bit 9-8	1 = Scan inp 0 = Do not so CHPS<1:0>: When AD12E 1x = Convert 01 = Convert 00 = Convert BUFS: Buffer 1 = ADC is c	uts can inputs Selects Cha 3 = 1, CHPS s CH0, CH1, s CH0 and C s CH0 Fill Status b urrently filling	nnels Utilized bits < 1:0> is: U-0, Un i CH2 and CH3 CH1 it (only valid when g buffer 0x8-0xF, u	BUFM = 1) Iser should a	I, Read as '0' ccess data in 0x		
bit 9-8 bit 7	1 = Scan inp 0 = Do not so CHPS<1:0>: When AD12E 1x = Convert 01 = Convert 00 = Convert BUFS: Buffer 1 = ADC is c 0 = ADC is c	uts can inputs Selects Cha B = 1, CHPS s CH0, CH1, s CH0 and C s CH0 Fill Status b urrently filling	nnels Utilized bits < 1:0> is: U-0, Un i CH2 and CH3 CH1 it (only valid when g buffer 0x8-0xF, u g buffer 0x0-0x7, u	BUFM = 1) Iser should a	I, Read as '0' ccess data in 0x		
bit 9-8 bit 7 bit 6	1 = Scan inp 0 = Do not so CHPS<1:0>: When AD12E 1x = Convert 01 = Convert 00 = Convert BUFS: Buffer 1 = ADC is c 0 = ADC is c	uts can inputs Selects Cha 3 = 1, CHPS s CH0, CH1, s CH0 and C s CH0 Fill Status b urrently filling urrently filling urrently filling	nnels Utilized bits <1:0> is: U-0, Uni CH2 and CH3 CH1 it (only valid when g buffer 0x8-0xF, u g buffer 0x0-0x7, u s '0'	BUFM = 1) Iser should ar	I, Read as '0' ccess data in 0x ccess data in 0x	(8-0xF	version
bit 9-8 bit 7 bit 6 bit 5-2	1 = Scan inp 0 = Do not so CHPS<1:0>: When AD12E 1x = Convert 01 = Convert 00 = Convert BUFS: Buffer 1 = ADC is c 0 = ADC is c	uts can inputs Selects Cha 3 = 1, CHPS s CH0, CH1, s CH0 and C s CH0 Fill Status b urrently filling urrently filling ted: Read a Selects Incre	nnels Utilized bits < 1:0> is: U-0, Un i CH2 and CH3 CH1 it (only valid when g buffer 0x8-0xF, u g buffer 0x0-0x7, u	BUFM = 1) Iser should ar	I, Read as '0' ccess data in 0x ccess data in 0x	(8-0xF	version
bit 9-8 bit 7 bit 6	1 = Scan inp 0 = Do not so CHPS<1:0>: When AD12E 1x = Convert 01 = Convert BUFS: Buffer 1 = ADC is c 0 = ADC is c Unimplement SMPI<3:0>: S operations per	uts can inputs Selects Cha 3 = 1, CHPS s CH0, CH1, s CH0 and C s CH0 Fill Status b urrently filling urrently filling ted: Read a Selects Incre er interrupt.	nnels Utilized bits <1:0> is: U-0, Uni CH2 and CH3 CH1 it (only valid when g buffer 0x8-0xF, u g buffer 0x0-0x7, u s '0'	BUFM = 1) Iser should a Iser should a A Addresses	d, Read as '0' ccess data in 0x ccess data in 0x bits or number	⟨8-0xF of sample/con∖	
bit 9-8 bit 7 bit 6	1 = Scan inp 0 = Do not so CHPS<1:0>: When AD12E 1x = Convert 01 = Convert BUFS: Buffer 1 = ADC is c 0 = ADC is c Unimplement SMPI<3:0>: S operations per 1111 = Increa convert	uts can inputs Selects Cha 3 = 1, CHPS s CH0, CH1, s CH0 and C s CH0 Fill Status b urrently filling urrently filling ited: Read a Selects Incre er interrupt. ments the D	nnels Utilized bits < 1:0> is: U-0, Un i CH2 and CH3 CH1 it (only valid when g buffer 0x8-0xF, u g buffer 0x0-0x7, u s '0' ment Rate for DM MA address or ge ion	implemented BUFM = 1) iser should ar iser should a A Addresses inerates inter	d, Read as '0' ccess data in 0x ccess data in 0x bits or number rupt after comp	<pre></pre>	16th sample
bit 9-8 bit 7 bit 6	1 = Scan inp 0 = Do not se CHPS<1:0>: When AD12E 1x = Convert 01 = Convert 00 = Convert BUFS: Buffer 1 = ADC is c 0 = ADC is c Unimplement SMPI<3:0>: S operations per 1111 = Increa convert 1110 = Increa	uts can inputs Selects Cha 3 = 1, CHPS s CH0, CH1, s CH0 and C s CH0 Fill Status b urrently filling urrently filling ted: Read a Selects Incre er interrupt. ments the D proion operat ments the D	nnels Utilized bits <1:0> is: U-0, Uni CH2 and CH3 CH1 it (only valid when g buffer 0x8-0xF, u g buffer 0x0-0x7, u s '0' ment Rate for DM MA address or ge ion MA address or ge	implemented BUFM = 1) iser should ar iser should a A Addresses inerates inter	d, Read as '0' ccess data in 0x ccess data in 0x bits or number rupt after comp	<pre></pre>	16th sample
bit 9-8 bit 7 bit 6	1 = Scan inp 0 = Do not se CHPS<1:0>: When AD12E 1x = Convert 01 = Convert 00 = Convert BUFS: Buffer 1 = ADC is c 0 = ADC is c Unimplement SMPI<3:0>: S operations per 1111 = Increa convert 1110 = Increa	uts can inputs Selects Cha 3 = 1, CHPS s CH0, CH1, s CH0 and C s CH0 Fill Status b urrently filling urrently filling ited: Read a Selects Incre er interrupt. ments the D	nnels Utilized bits <1:0> is: U-0, Uni CH2 and CH3 CH1 it (only valid when g buffer 0x8-0xF, u g buffer 0x0-0x7, u s '0' ment Rate for DM MA address or ge ion MA address or ge	implemented BUFM = 1) iser should ar iser should a A Addresses inerates inter	d, Read as '0' ccess data in 0x ccess data in 0x bits or number rupt after comp	<pre></pre>	16th sample
bit 9-8 bit 7 bit 6	1 = Scan inp 0 = Do not se CHPS<1:0>: When AD12E 1x = Convert 01 = Convert 00 = Convert BUFS: Buffer 1 = ADC is c 0 = ADC is c Unimplement SMPI<3:0>: S operations per 1111 = Increa convert 1110 = Increa	uts can inputs Selects Cha 3 = 1, CHPS s CH0, CH1, s CH0 and C s CH0 Fill Status b urrently filling urrently filling ted: Read a Selects Incre er interrupt. ments the D proion operat ments the D	nnels Utilized bits <1:0> is: U-0, Uni CH2 and CH3 CH1 it (only valid when g buffer 0x8-0xF, u g buffer 0x0-0x7, u s '0' ment Rate for DM MA address or ge ion MA address or ge	implemented BUFM = 1) iser should ar iser should a A Addresses inerates inter	d, Read as '0' ccess data in 0x ccess data in 0x bits or number rupt after comp	<pre></pre>	16th sample
bit 9-8 bit 7 bit 6	1 = Scan inp 0 = Do not se CHPS<1:0>: When AD12E 1x = Convert 01 = Convert 00 = Convert BUFS: Buffer 1 = ADC is c 0 = ADC is c Unimplement SMPI<3:0>: S operations per 1111 = Increa convert 1110 = Increa	uts can inputs Selects Cha 3 = 1, CHPS s CH0, CH1, s CH0 and C s CH0 Fill Status b urrently filling urrently filling ted: Read a Selects Incre er interrupt. ments the D proion operat ments the D	nnels Utilized bits <1:0> is: U-0, Uni CH2 and CH3 CH1 it (only valid when g buffer 0x8-0xF, u g buffer 0x0-0x7, u s '0' ment Rate for DM MA address or ge ion MA address or ge	implemented BUFM = 1) iser should ar iser should a A Addresses inerates inter	d, Read as '0' ccess data in 0x ccess data in 0x bits or number rupt after comp	<pre></pre>	16th sample
bit 9-8 bit 7 bit 6	1 = Scan inp 0 = Do not se CHPS<1:0>: When AD12E 1x = Convert 00 = Convert BUFS: Buffer 1 = ADC is c 0 = ADC is c Unimplement SMPI<3:0>: 0 operations per 1111 = Increa convert 0001 = Increa	uts can inputs Selects Cha B = 1, CHPS s CH0, CH1, s CH0 and C s CH0 Fill Status b currently filling urrently filling turrently fill turrently fill turren	nnels Utilized bits <1:0> is: U-0, Uni CH2 and CH3 CH1 it (only valid when g buffer 0x8-0xF, u g buffer 0x0-0x7, u s '0' ment Rate for DM MA address or ge ion MA address or ge ion	implemented BUFM = 1) user should a user should a A Addresses inerates inter inerates inter	d, Read as '0' ccess data in 0x ccess data in 0x bits or number rupt after comp rupt after comp rupt after comp	<pre>x8-0xF of sample/conv letion of every letion of every oble/conversion</pre>	16th sample 15th sample operation
bit 9-8 bit 7 bit 6 bit 5-2	1 = Scan inp 0 = Do not se CHPS<1:0>: When AD12E 1x = Convert 01 = Convert BUFS: Buffer 1 = ADC is c 0 = ADC is c Unimplement SMPI<3:0>: S operations per 1111 = Increa convert 1110 = Increa 0001 = Increa	uts can inputs Selects Cha 3 = 1, CHPS s CH0, CH1, s CH0 and C s CH0 Fill Status b urrently filling urrently filling ted: Read a Selects Incre er interrupt. ments the D ersion operat ments the D ments the D ments the D ments the D	nnels Utilized bits <1:0> is: U-0, Uni CH2 and CH3 CH1 it (only valid when g buffer 0x8-0xF, u g buffer 0x0-0x7, u s '0' ment Rate for DM MA address or ge ion MA address or ge ion	implemented BUFM = 1) user should a user should a A Addresses inerates inter inerates inter	d, Read as '0' ccess data in 0x ccess data in 0x bits or number rupt after comp rupt after comp rupt after comp	<pre>x8-0xF of sample/conv letion of every letion of every oble/conversion</pre>	16th sample 15th sample operation
bit 9-8 bit 7 bit 6	<pre>1 = Scan inp 0 = Do not so CHPS<1:0>: When AD12E 1x = Convert 01 = Convert BUFS: Buffer 1 = ADC is c 0 = ADC is c Unimplemen SMPI<3:0>: S operations pe 1111 = Increa conver 1110 = Increa 0001 = Increa BUFM: Buffer</pre>	uts can inputs Selects Cha 3 = 1, CHPS s CH0, CH1, s CH0 and C s CH0 Fill Status b urrently filling urrently filling ted: Read a Selects Incre er interrupt. ments the D ersion operat ments the D resion operat	nnels Utilized bits <1:0> is: U-0, Uni CH2 and CH3 CH1 it (only valid when g buffer 0x8-0xF, u g buffer 0x0-0x7, u s '0' ment Rate for DM MA address or ge ion MA address or ge ion	implemented BUFM = 1) iser should an iser should an A Addresses inerates inter inerates inter completion of completion of	d, Read as '0' ccess data in 0x ccess data in 0x bits or number rupt after comp rupt after comp rupt after comp every 2nd samp every sample/c	<pre>k8-0xF of sample/conv letion of every letion of every ple/conversion onversion oper</pre>	16th sample 15th sample operation
bit 9-8 bit 7 bit 6 bit 5-2	1 = Scan inp 0 = Do not se CHPS<1:0>: When AD12E 1x = Convert 01 = Convert BUFS: Buffer 1 = ADC is c 0 = ADC is c Unimplement SMPI<3:0>: S operations per 1111 = Increa convert 1110 = Increa 0001 = Increa 0000 = Increa BUFM: Buffer 1 = Starts but	uts can inputs Selects Cha 3 = 1, CHPS s CH0, CH1, s CH0 and C s CH0 Fill Status b urrently filling urrently filling ated: Read a Selects Incre er interrupt. ments the D ersion operat ments the D ersion operat ments the DI r Fill Mode S ffer filling at	nnels Utilized bits <1:0> is: U-0, Uni CH2 and CH3 CH1 it (only valid when g buffer 0x8-0xF, u g buffer 0x0-0x7, u s '0' ment Rate for DM MA address or ge ion MA address or ge ion MA address after o elect bit address 0x0 on fir	implemented BUFM = 1) iser should an iser should an iser should an A Addresses inerates inter inerates inter completion of completion of st interrupt ar	d, Read as '0' ccess data in 0x ccess data in 0x bits or number rupt after comp rupt after comp rupt after comp every 2nd samp every sample/c	<pre>k8-0xF of sample/conv letion of every letion of every ple/conversion onversion oper</pre>	16th sample 15th sample operation
bit 9-8 bit 7 bit 6 bit 5-2	<pre>1 = Scan inp 0 = Do not se CHPS<1:0>: When AD12E 1x = Convert 00 = Convert BUFS: Buffer 1 = ADC is c 0 = ADC is c Unimplement SMPI<3:0>: S operations per 1111 = Increa conver 1110 = Increa 0001 = Increa 0000 = Increa BUFM: Buffer 1 = Starts bu 0 = Always s</pre>	uts can inputs Selects Cha B = 1, CHPS s CH0, CH1, s CH0 and C s CH0 Fill Status b urrently filling urrently filling ted: Read a Selects Incre er interrupt. ments the D ersion operat ments the D ersion operat ments the DI r Fill Mode S fifer filling at tarts filling b	nnels Utilized bits <1:0> is: U-0, Uni CH2 and CH3 CH1 it (only valid when g buffer 0x8-0xF, u g buffer 0x0-0x7, u s '0' ment Rate for DM MA address or ge ion MA address or ge ion MA address or ge ion	implemented BUFM = 1) user should a user should a A Addresses enerates inter enerates inter enerates inter completion of completion of st interrupt ar co	d, Read as '0' ccess data in 0x ccess data in 0x bits or number rupt after comp rupt after comp rupt after comp every 2nd samp every sample/c	<pre>k8-0xF of sample/conv letion of every letion of every ple/conversion onversion oper</pre>	16th sample 15th sample operation
bit 9-8 bit 7 bit 6 bit 5-2 bit 1	<pre>1 = Scan inp 0 = Do not se CHPS<1:0>: When AD12E 1x = Convert 01 = Convert BUFS: Buffer 1 = ADC is c 0 = ADC is c Unimplement SMPI<3:0>: S operations per 1111 = Increa conver 1110 = Increa 0001 = Increa 0000 = Increa BUFM: Buffe 1 = Starts bu 0 = Always s ALTS: Alterna</pre>	uts can inputs Selects Cha B = 1, CHPS s CH0, CH1, s CH0 and C s CH0 Fill Status b urrently filling urrently filling ted: Read a Selects Incre er interrupt. ments the D ersion operat ments the D ersion operat ments the D r Fill Mode S fifer filling at tarts filling b ate Input San	nnels Utilized bits <1:0> is: U-0, Uni CH2 and CH3 CH1 it (only valid when g buffer 0x8-0xF, u g buffer 0x0-0x7, u s '0' ment Rate for DM MA address or ge ion MA address or ge ion MA address after o elect bit address 0x0 on fir	implemented BUFM = 1) user should an user should an A Addresses enerates inter enerates inter completion of completion of st interrupt ar co bit	d, Read as '0' ccess data in 0x ccess data in 0x bits or number rupt after comp rupt after comp every 2nd samp every sample/c nd 0x8 on next in	<pre>x8-0xF of sample/conv letion of every letion of every ple/conversion onversion oper nterrupt</pre>	16th sample 15th sample operation ration

DECISTED 10 2.

_

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC	_				SAMC<4:0>	•	
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
-		-	ADCS	S<7:0>	-		-
bit 7							bit
Legend:							
R = Readable bit W = Writable bit				U = Unimplei	mented bit, rea	ad as '0'	
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 14-13 bit 12-8	Unimplemen	D)'				
bit 7-0	11111111 = • • • • • • • • • • • • • • • • • • •	ADC Conversion TCY · (ADCS< TCY · (ADCS< TCY · (ADCS< TCY · (ADCS<	7:0> + 1) = 25 7:0> + 1) = 3 7:0> + 1) = 2	 → TCY = TAD → TCY = TAD → TCY = TAD 			

REGISTER 19-3: AD1CON3: ADC1 CONTROL REGISTER 3

-

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	_
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	_	—	—	—		DMABL<2:0>	
bit 7	•	•			•		bit 0

REGISTER 19-4: AD1CON4: ADC1 CONTROL REGISTER 4

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15-3 Unimplemented: Read as '0'

bit 2-0 DMABL<2:0>: Selects Number of DMA Buffer Locations per Analog Input bits

- 111 = Allocates 128 words of buffer to each analog input
- 110 = Allocates 64 words of buffer to each analog input
- 101 = Allocates 32 words of buffer to each analog input
- 100 = Allocates 16 words of buffer to each analog input
- 011 = Allocates 8 words of buffer to each analog input
- ${\tt 010}$ = Allocates 4 words of buffer to each analog input
- 001 = Allocates 2 words of buffer to each analog input
- 000 = Allocates 1 word of buffer to each analog input

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	—	_	_	_	CH123N	VB<1:0>	CH123SB
bit 15							bit
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	—		_	_	CH123	VA<1:0>	CH123SA
bit 7							bit
Legend:							
R = Readable bit		W = Writable b	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value a	it POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unl	known
bit 8	11 = CH1 neg 10 = CH1 neg 0x = CH1, CH CH123SB: CH When AD12E 1 = CH1 posit	ative input is A ative input is A 2, CH3 negativ nannel 1, 2, 3 P 3 = 1, CHxSA is ive input is AN3	N9, CH2 neg N6, CH2 neg ve input is VR ositive Input s: U-0, Unim 3, CH2 positiv	plemented, Re ative input is Al ative input is Al EF- Select for Samp plemented, Re ve input is AN4, ve input is AN1,	N10, CH3 nega N7, CH3 negat ble B bit ad as '0' CH3 positive i	ive input is AN nput is AN5	
bit 7-3	Unimplemen	ted: Read as '0	,				
bit 2-1	CH123NA<1:	0>: Channel 1,	2, 3 Negative	e Input Select fo	or Sample A bit	s	
	11 = CH1 neg 10 = CH1 neg	ative input is A	N9, CH2 neg N6, CH2 neg	plemented, Re ative input is Al ative input is Al EF-	N10, CH3 nega		
	CH123SA : Ch	nannel 1, 2, 3 P	ositive Input	Select for Samp	ole A bit		
bit 0							

REGISTER 19-5: AD1CHS123: ADC1 INPUT CHANNEL 1, 2, 3 SELECT REGISTER

Note 1: This bit setting is Reserved in PIC24HJ128GPX02, PIC24HJ64GPX02, and PIC24HJ32GPX02 (28-pin) devices.

REGISTER 19-6: AD1CHS0: ADC1 INPUT CHANNEL 0 SELECT REGISTER

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
CH0NB	_	_			CH0SB<4:0>					
bit 15							bit 8			
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
CH0NA					CH0SA<4:0>					
bit 7							bit C			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'				
-n = Value a	It POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unki	nown			
bit 15	CH0NB: Cha	nnel 0 Negativ	e Input Select	for Sample B b	vit					
	Same definiti	-								
bit 14-13	Unimplemen	ted: Read as '	0'							
bit 12-8	CH0SB<4:0>	Channel 0 Po	ositive Input Se	elect for Sample	e B bits					
		innel 0 positive	-	-						
	01011 = Cha	innel 0 positive	input is AN11							
	•									
	•	•								
	01000 = Cha	01000 = Channel 0 positive input is $AN8^{(1)}$								
	00111 = Cha	00111 = Channel 0 positive input is AN7 ⁽¹⁾ 00110 = Channel 0 positive input is AN6 ⁽¹⁾								
	00110 = Cha	innel 0 positive	input is Ain6 [,]	,						
	•									
	•									
		innel 0 positive innel 0 positive								
		innel 0 positive								
bit 7		-	-	for Sample A b	it					
		0 negative inpu	•							
	0 = Channel	0 negative inpu	ut is VREF-							
bit 6-5	Unimplemen	ted: Read as '	0'							
bit 4-0	CH0SA<4:0>	Channel 0 Po	ositive Input Se	elect for Sample	e A bits					
		innel 0 positive								
	01011 = Cha	innel 0 positive	input is AN11							
	•									
	•			`						
	01000 = Cha	innel 0 positive innel 0 positive	input is AN8(')						
		innel 0 positive								
	•									
	•									
	• 00010 = Cha	innel 0 positive	input is AN2							
		innel 0 positive								
		innel 0 positive								
	- , ,	(41)0			004114000=					
Note 1:	These bit setting	s (AN6, AN7, a	and AN8) are I	reserved on PI	C24HJ128GPX	02. PIC24HJ6	4GPX02, and			

Note 1: These bit settings (AN6, AN7, and AN8) are reserved on PIC24HJ128GPX02, PIC24HJ64GPX02, and PIC24HJ32GPX02 (28-pin) devices.

E

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	CSS12	CSS11	CSS10	CSS9	CSS8
						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0
•	•	•	•		•	bit C
	R/W-0	R/W-0 R/W-0	CSS12 R/W-0 R/W-0 R/W-0	— — CSS12 CSS11 R/W-0 R/W-0 R/W-0 R/W-0	— — CSS12 CSS11 CSS10 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0	— — CSS12 CSS11 CSS10 CSS9 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

REGISTER 19-7: AD1CSSL: ADC1 INPUT SCAN SELECT REGISTER LOW⁽¹⁾

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13 Unimplemented: Read as '0'

bit 12-0 CSS<12:0>: ADC Input Scan Selection bits

1 = Select ANx for input scan

0 = Skip ANx for input scan

Note 1: On devices without 13 analog inputs, all AD1CSSL bits can be selected by user application. However, inputs selected for scan without a corresponding input on device converts ADREF-.

REGISTER 19-8: AD1PCFGL: ADC1 PORT CONFIGURATION REGISTER LOW⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0
bit 7			•	•			bit 0
Logond							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-0 **PCFG<12:0>:** ADC Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexor connected to AVss

0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

Note 1: On devices without 13 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.


20.0 COMPARATOR MODULE

Note: This data sheet summarizes the features PIC24HJ32GP302/304 of the PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the PIC24H Family Reference Manual, "Section 34. Comparator", which is available from the Microchip website (www.microchip.com).

The Comparator module provides a set of dual input comparators. The inputs to the comparator can be configured to use any one of the four pin inputs (C1IN+, C1IN-, C2IN+ and C2IN-) as well as the Comparator Voltage Reference Input (CVREF).

Note: This peripheral contains output functions that may need to be configured by the peripheral pin select feature. For more information, see Section 10.4 "Peripheral Pin Select"

FIGURE 20-1: COMPARATOR I/O OPERATING MODES



U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	C2EVT	C1EVT	C2EN	C1EN	C2OUTEN ⁽¹⁾	C1OUTEN ⁽²	
						bit	
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
C1OUT	C2INV	C1INV	C2NEG	C2POS	C1NEG	C1POS	
						bit	
e bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'		
POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
1 = When de 0 = Continue	vice enters Idle normal modul	e operation in		nerate interrup	ots. Module is sti	ll enabled.	
-							
			ates				
-	-	-					
1 = Comparator output changed states							
C2EN: Compa	arator 2 Enable	è					
C1EN: Compa	arator 1 Enable	9					
C2OUTEN: C	omparator 2 O	utput Enable	(1)				
C1OUTEN: C	omparator 1 O	utput Enable	(2)				
			ne output pad				
		ut dit					
0 = C2 VIN+ <	< C2 VIN-						
0 = C2 VIN+2	> C2 VIN-						
	R-0 C1OUT C1OUT C1OUT C1OUT C1OUT C1OUT C1OUT C1OUT C1OUT C1OUT C1OUT C2EVT: Comp C2EVT: C	R-0 R/W-0 C1OUT C2INV e bit W = Writable POR '1' = Bit is set CMIDL: Stop in Idle Mode 1 1 = When device enters Idle 0 = Continue normal module Unimplemented: Read as 'n C2EVT: Comparator 2 Event 1 = Comparator output char 0 = Comparator output char 0 = Comparator output did r C1EVT: Comparator 1 Event 1 = Comparator output did r C2EN: Comparator 2 Enable 1 = Comparator output did r C2EN: Comparator 2 Enabled 0 = Comparator is enabled 0 = Comparator is disabled C1EN: Comparator 1 Enabled 1 = Comparator is disabled 0 = Comparator is disabled C1EN: Comparator 2 O 1 = Comparator output is dr 0 = Comparator output is dr 0 = Comparator output is dr 0 = Comparator output is dr 0 = Comparator output is dr 0 = Comparator output is dr 0 = Comparator output is dr 0 = Comparator output is dr	- C2EVT C1EVT R-0 R/W-0 R/W-0 C1OUT C2INV C1INV POR '1' = Bit is set CMIDL: Stop in Idle Mode 1 = When device enters Idle mode, mode 0 = Continue normal module operation in Unimplemented: Read as '0' C2EVT: Comparator 2 Event 1 = Comparator output changed states 0 = Comparator output did not change st C1EVT: Comparator 1 Event 1 = Comparator output did not change st C2EN: Comparator 2 Enable 1 = Comparator is enabled 0 = Comparator is disabled C1EN: Comparator 1 Enable 1 = Comparator is enabled 0 = Comparator is disabled C2EUTE: Comparator 2 Enable 1 = Comparator output did not change st C2EN: Comparator 2 Enable 1 = Comparator is enabled 0 = Comparator is disabled C2OUTEN: Comparator 1 Enable 1 = Comparator output is driven on the o 0 = Comparator output is driven on the o 0 = Comparator output is driven on the o 0 = Comparator output is not driven on the o 0 = Comparator output is not driven on the o	R-0 R/W-0 R/W-0 R/W-0 C1OUT C2INV C1INV C2NEG e bit W = Writable bit U = Unimpler POR '1' = Bit is set '0' = Bit is cle CMIDL: Stop in Idle Mode 1 = When device enters Idle mode, module does not get 0 = Continue normal module operation in Idle mode Unimplemented: Read as '0' C2EVT: Comparator 2 Event 1 = Comparator output changed states 0 = Comparator output did not change states CEIN: Comparator 1 Event 1 = Comparator output did not change states C2EN: Comparator 2 Enable 1 = Comparator is enabled 0 = Comparator is enabled 0 = Comparator is disabled COUTEN: Comparator 2 Output Enable ⁽¹⁾ 1 = Comparator is disabled COUTEN: Comparator 2 Output Enable ⁽²⁾ 1 = Comparator output is driven on the output pad 0 = Comparator output is not driven on the output pad 0 = Comparator output is not driven on the output pad 0 = Comparator output is not driven on the output pad 0 = Comparator output is not driven on the output pad <td c<="" td=""><td>- C2EVT C1EVT C2EN C1EN R-0 R/W-0 R/W-0 R/W-0 R/W-0 C1OUT C2INV C1INV C2NEG C2POS C1OUT C2INV C1INV C2NEG C2POS C1OUT C2INV C1INV C2NEG C2POS CMIDL: Stop in Idle Mode 1 U = Unimplemented bit, rea POR '1' = Bit is set '0' = Bit is cleared CMIDL: Stop in Idle Mode 1 When device enters Idle mode, module does not generate interrup 0 Continue normal module operation in Idle mode Unimplemented: Read as '0' C2EVT: Comparator 2 Event 1 Comparator output did not change states 0 Comparator output did not change states 0 0 Comparator 0utput did not change states 0 0 Comparator 1 Event 1 Comparator 2 Enable 1 Comparator 1 Enable 1 Comparator 1 Enable 1 Comparator 1 Enable 1 Comparator 1 Enable 1 Comparator 1 Output Enable⁽¹⁾ 1 Comparator 1 Output Enable⁽²⁾ 1 Compa</td><td></td></td>	<td>- C2EVT C1EVT C2EN C1EN R-0 R/W-0 R/W-0 R/W-0 R/W-0 C1OUT C2INV C1INV C2NEG C2POS C1OUT C2INV C1INV C2NEG C2POS C1OUT C2INV C1INV C2NEG C2POS CMIDL: Stop in Idle Mode 1 U = Unimplemented bit, rea POR '1' = Bit is set '0' = Bit is cleared CMIDL: Stop in Idle Mode 1 When device enters Idle mode, module does not generate interrup 0 Continue normal module operation in Idle mode Unimplemented: Read as '0' C2EVT: Comparator 2 Event 1 Comparator output did not change states 0 Comparator output did not change states 0 0 Comparator 0utput did not change states 0 0 Comparator 1 Event 1 Comparator 2 Enable 1 Comparator 1 Enable 1 Comparator 1 Enable 1 Comparator 1 Enable 1 Comparator 1 Enable 1 Comparator 1 Output Enable⁽¹⁾ 1 Comparator 1 Output Enable⁽²⁾ 1 Compa</td> <td></td>	- C2EVT C1EVT C2EN C1EN R-0 R/W-0 R/W-0 R/W-0 R/W-0 C1OUT C2INV C1INV C2NEG C2POS C1OUT C2INV C1INV C2NEG C2POS C1OUT C2INV C1INV C2NEG C2POS CMIDL: Stop in Idle Mode 1 U = Unimplemented bit, rea POR '1' = Bit is set '0' = Bit is cleared CMIDL: Stop in Idle Mode 1 When device enters Idle mode, module does not generate interrup 0 Continue normal module operation in Idle mode Unimplemented: Read as '0' C2EVT: Comparator 2 Event 1 Comparator output did not change states 0 Comparator output did not change states 0 0 Comparator 0utput did not change states 0 0 Comparator 1 Event 1 Comparator 2 Enable 1 Comparator 1 Enable 1 Comparator 1 Enable 1 Comparator 1 Enable 1 Comparator 1 Enable 1 Comparator 1 Output Enable ⁽¹⁾ 1 Comparator 1 Output Enable ⁽²⁾ 1 Compa	

REGISTER 20-1: CMCON: COMPARATOR CONTROL REGISTER

Note 1: If C2001EN = 1, the C2001 peripheral output must be configured to an available RPx pin. See **Section 10.4 "Peripheral Pin Select"** for more information.

2: If C1OUTEN = 1, the C1OUT peripheral output must be configured to an available RPx pin. See Section 10.4 "Peripheral Pin Select" for more information.

REGISTER 20-1: CMCON: COMPARATOR CONTROL REGISTER (CONTINUED)

bit 6	C1OUT: Comparator 1 Output bit
	When C1INV = 0:
	1 = C1 VIN+ > C1 VIN-
	0 = C1 VIN + < C1 VIN -
	$\frac{\text{When C1INV} = 1}{0} = C1 \text{VIN} + C1 \text{VIN}$
	1 = C1 Vin+ < C1 Vin-
bit 5	C2INV: Comparator 2 Output Inversion bit
	1 = C2 output inverted
	0 = C2 output not inverted
bit 4	C1INV: Comparator 1 Output Inversion bit
	1 = C1 output inverted
	0 = C1 output not inverted
bit 3	C2NEG: Comparator 2 Negative Input Configure bit
	 I = Input is connected to VIN+ Input is connected to VIN-
	See Figure 20-1 for the comparator modes.
bit 2	C2POS: Comparator 2 Positive Input Configure bit
	1 = Input is connected to VIN+
	0 = Input is connected to CVREF
	See Figure 20-1 for the comparator modes.
bit 1	C1NEG: Comparator 1 Negative Input Configure bit
	1 = Input is connected to VIN+
	 Input is connected to VIN- See Figure 20-1 for the comparator modes.
bit 0	C1POS: Comparator 1 Positive Input Configure bit
bit 0	1 = Input is connected to VIN+
	0 = Input is connected to CVREF
	See Figure 20-1 for the comparator modes.
Note 1: It	C2OUTEN = 1, the C2OUT peripheral output must be configured to an

- Section 10.4 "Peripheral Pin Select" for more information.
- 2: If C1OUTEN = 1, the C1OUT peripheral output must be configured to an available RPx pin. See Section 10.4 "Peripheral Pin Select" for more information.

available RPx pin. See

20.1 Comparator Voltage Reference


20.1.1 CONFIGURING THE COMPARATOR VOLTAGE REFERENCE

The voltage reference module is controlled through the CVRCON register (Register 20-2). The comparator voltage reference provides two ranges of output voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR3:CVR0), with one range offering finer resolution.

The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.

FIGURE 20-2: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM



U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	_	—	_	—	—	_
bit 15			•				bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVROE	CVRR	CVRSS		CVR<	<3:0>	
bit 7	•						bit (

REGISTER 20-2: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7	CVREN: Comparator Voltage Reference Enable bit
	1 = CVREF circuit powered on
	0 = CVREF circuit powered down
bit 6	CVROE: Comparator VREF Output Enable bit
	 CVREF voltage level is output on CVREF pin
	0 = CVREF voltage level is disconnected from CVREF pin
bit 5	CVRR: Comparator VREF Range Selection bit
	1 = CVRSRC range should be 0 to 0.625 CVRSRC with CVRSRC/24 step size
	0 = CVRSRC range should be 0.25 to 0.719 CVRSRC with CVRSRC/32 step size
bit 4	CVRSS: Comparator VREF Source Selection bit
	1 = Comparator reference source CVRSRC = VREF+ – VREF-
	0 = Comparator reference source CVRSRC = AVDD – AVSS
bit 3-0	CVR<3:0>: Comparator VREF Value Selection $0 \le \text{CVR}<3:0> \le 15$ bits
	When CVRR = 1:
	$CVREF = (CVR<3:0>/24) \bullet (CVRSRC)$
	When CVRR = 0:
	$CVREF = 1/4 \bullet (CVRSRC) + (CVR < 3:0 > /32) \bullet (CVRSRC)$

-

NOTES:

-

21.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note: This data sheet summarizes the features PIC24HJ32GP302/304, the of PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the PIC24H Family Reference Manual, "Section 37. Real-Time Clock and Calendar (RTCC)", which is available from the Microchip website (www.microchip.com).

This chapter discusses the Real-Time Clock and Calendar (RTCC) module, available on PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 devices, and its operation. Listed below are some of the key features of this module:

- · Time: hours, minutes, and seconds
- 24-hour format (military time)
- · Calendar: weekday, date, month, and year


FIGURE 21-1: RTCC BLOCK DIAGRAM

- Alarm configurable
- Year range: 2000 to 2099
- · Leap year correction
- · BCD format for compact firmware
- · Optimized for low-power operation
- · User calibration with auto-adjust
- · Calibration range: ±2.64 seconds error per month
- Requirements: External 32.768 kHz clock crystal
- Alarm pulse or seconds clock output on RTCC pin

The RTCC module is intended for applications where accurate time must be maintained for extended periods of time with minimum to no intervention from the CPU. The RTCC module is optimized for low-power usage to provide extended battery lifetime while keeping track of time.

The RTCC module is a 100-year clock and calendar with automatic leap year detection. The range of the clock is from 00:00:00 (midnight) on January 1, 2000 to 23:59:59 on December 31, 2099.

The hours are available in 24-hour (military time) format. The clock provides a granularity of one second with half-second visibility to the user.



21.1 RTCC Module Registers

The RTCC module registers are organized into three categories:

- RTCC Control Registers
- RTCC Value Registers
- Alarm Value Registers

21.1.1 REGISTER MAPPING

To limit the register interface, the RTCC Timer and Alarm Time registers are accessed through corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTR bits (RCFGCAL<9:8>) to select the desired timer register pair (see Table 21-1).

By writing the RTCVALH byte, the RTCC Pointer value, RTCPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the MINUTES and SECONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 21-1: F	RTCVAL REGISTER MAPPING
---------------	-------------------------

RTCPTR	RTCC Value Register Window				
<1:0>	RTCVAL<15:8>	RTCVAL<7:0>			
0.0	MINUTES	SECONDS			
01	WEEKDAY	HOURS			
10	MONTH	DAY			
11	—	YEAR			

The Alarm Value register window (ALRMVALH and ALRMVALL) uses the ALRMPTR bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 21-2).

By writing the ALRMVALH byte, the Alarm Pointer value, ALRMPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the ALRMMIN and ALRMSEC value will be accessible through ALRMVALH and ALRMVALL until the pointer value is manually changed.

TABLE 21-2:	ALRMVAL REGISTER
	MAPPING

ALRMPTR	Alarm Value Register Window				
<1:0>	ALRMVAL<15:8>	ALRMVAL<7:0>			
00	ALRMMIN	ALRMSEC			
01	ALRMWD	ALRMHR			
10	ALRMMNTH	ALRMDAY			
11	—	—			

Considering that the 16-bit core does not distinguish between 8-bit and 16-bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL bytes will decrement the ALRMPTR<1:0> value. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> being decremented.

Note:	This only applies to read operations and
	not write operations.

21.1.2 WRITE LOCK

In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RCFGCAL<13>) must be set (refer to Example 21-1).

EXAMPLE 21-1: SETTING THE RTCWREN BIT

MOV	#NVMKEY, W1	;move the address of NVMKEY into W1
MOV	#0x55, W2	
MOV	#0xAA, W3	
MOV	W2, [W1]	;start 55/AA sequence
MOV	W3, [W1]	
BSET	RCFGCAL, #13	;set the RTCWREN bit

Note: To avoid accidental writes to the timer, it is recommended that the RTCWREN bit (RCFGCAL<13>) is kept clear at any other time. For the RTCWREN bit to be set, there is only 1 instruction cycle time window allowed between the 55h/AA sequence and the setting of RTCWREN; therefore, it is recommended that code follow the procedure in Example 21-1.

REGISTER 21-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾

R/W-0	U-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0
RTCEN ⁽²⁾	—	RTCWREN	RTCSYNC	HALFSEC ⁽³⁾	RTCOE	RTCPT	R<1:0>
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| | | | CAL | <7:0> | | | |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	RTCEN: RTCC Enable bit ⁽²⁾
	1 = RTCC module is enabled
	0 = RTCC module is disabled
bit 14	Unimplemented: Read as '0'
bit 13	RTCWREN: RTCC Value Registers Write Enable bit
	 1 = RTCVALH and RTCVALL registers can be written to by the user 0 = RTCVALH and RTCVALL registers are locked out from being written to by the user
bit 12	RTCSYNC: RTCC Value Registers Read Synchronization bit
	 1 = RTCVALH, RTCVALL and ALCFGRPT registers can change while reading due to a rollover ripple resulting in an invalid data read. If the register is read twice and results in the same data, the data can be assumed to be valid. 2 = DTCVALH, DTCVALH, and ALCFGRPT registers can be read without concern over a rollover ripple.
	0 = RTCVALH, RTCVALL or ALCFGRPT registers can be read without concern over a rollover ripple
bit 11	HALFSEC: Half-Second Status bit ⁽³⁾
	 1 = Second half period of a second 0 = First half period of a second
bit 10	RTCOE: RTCC Output Enable bit
	1 = RTCC output enabled
	0 = RTCC output disabled
bit 9-8	RTCPTR<1:0>: RTCC Value Register Window Pointer bits
	Points to the corresponding RTCC Value registers when reading RTCVALH and RTCVALL registers; the RTCPTR<1:0> value decrements on every read or write of RTCVALH until it reaches '00'.
	RTCVAL<15:8>:
	00 = MINUTES 01 = WEEKDAY
	10 = MONTH
	11 = Reserved
	<u>RTCVAL<7:0>:</u>
	00 = SECONDS
	10 = DAY 11 = YEAR

Note 1: The RCFGCAL register is only affected by a POR.

- **2**: A write to the RTCEN bit is only allowed when RTCWREN = 1.
- 3: This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

REGISTER 21-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾ (CONTINUED)

bit 7-0	CAL<7:0>: RTC Drift Calibration bits 01111111 =Maximum positive adjustment; adds 508 RTC clock pulses every one minute
	•
	•
	•
	01111111 =Minimum positive adjustment; adds 4 RTC clock pulses every one minute 00000000 =No adjustment 11111111 =Minimum negative adjustment; subtracts 4 RTC clock pulses every one minute
	•
	•
	•
	10000000 =Maximum negative adjustment; subtracts 512 RTC clock pulses every one minute

Note 1: The RCFGCAL register is only affected by a POR.

- 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
- **3:** This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	_
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	_	_		—	RTSECSEL ⁽¹⁾	PMPTTL
bit 7							bit 0

REGISTER 21-2: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-2 Unimplemented: Read as '0'

bit 0

bit 1 RTSECSEL: RTCC Seconds Clock Output Select bit⁽¹⁾ 1 = RTCC seconds clock is selected for the RTCC pin

0 = RTCC alarm pulse is selected for the RTCC pin

PMPTTL: PMP Module TTL Input Buffer Select bit

1 = PMP module uses TTL input buffers

0 = PMP module uses Schmitt Trigger input buffers

Note 1: To enable the actual RTCC output, the RTCOE (RCFGCAL) bit needs to be set.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
ALRMEN	CHIME	CHIME AMASK<3:0>				ALRMP	FR<1:0>		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			ARP	T<7:0>					
bit 7							bit (
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown		
bit 15	ALRMEN: A	larm Enable bit							
	1 = Alarm is CHIME		ed automatic	ally after an ala	arm event whe	never ARPT<7:	0> = 00h and		
	0 = Alarm is								
bit 14		me Enable bit							
		s enabled; ARP s disabled; ARF				h to FFh			
bit 13-10	AMASK<3:0	>: Alarm Mask	Configuration	bits					
	0011 = Ever 0100 = Ever 0101 = Ever 0110 = Once 0111 = Once 1000 = Once 1001 = Once 101x = Rese 11xx = Rese	y 10 minutes y hour e a day e a week e a month e a year (except erved – do not u erved – do not u	ise			every 4 years)			
bit 9-8		1:0>: Alarm Val	-						
	Points to the corresponding Alarm Value registers when reading ALRMVALH and ALRMVALL registers; the ALRMPTR<1:0> value decrements on every read or write of ALRMVALH until it reaches '00'.								
	ALRMVAL<15:8>:								
	00 = ALRMMIN								
	01 = ALRMWD 10 = ALRMMNTH								
	11 = Unimplemented								
	ALRMVAL<7:0>:								
	00 = ALRMSEC 01 = ALRMHR								
	10 = ALRMAR								
	11 = Unimple	emented							
bit 7-0	ARPT<7:0>:	Alarm Repeat	Counter Value	e bits					
	11111111 =	Alarm will repe	at 255 more t	imes					
	11111111 =	Alarm will repe	at 255 more t	imes					
	11111111 = • •	Alarm will repe	at 255 more t	imes					

REGISTER 21-3: ALCFGRPT: ALARM CONFIGURATION REGISTER

	1- 4 . 1(10 0 /						
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	_	—	—	_
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
YRTEN<3:0>				YRON	E<3:0>		
bit 7							bit

REGISTER 21-4: RTCVAL (WHEN RTCPTR<1:0> = 11): YEAR VALUE REGISTER⁽¹⁾

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-4 YRTEN<3:0>: Binary Coded Decimal Value of Year's Tens Digit; contains a value from 0 to 9

bit 3-0 YRONE<3:0>: Binary Coded Decimal Value of Year's Ones Digit; contains a value from 0 to 9

Note 1: A write to the YEAR register is only allowed when RTCWREN = 1.

REGISTER 21-5: RTCVAL (WHEN RTCPTR<1:0> = 10): MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R-x	R-x	R-x	R-x	R-x
—	—	—	MTHTEN0		MTHOM	IE<3:0>	
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—		DAYTE	DAYTEN<1:0>		DAYON	IE<3:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12	MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; contains a value of 0 or 1
bit 11-8	MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit; contains a value from 0 to 9
bit 7-6	Unimplemented: Read as '0'
bit 5-4	DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit; contains a value from 0 to 3
bit 3-0	DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit; contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 2		AL (WHEN RT TER ⁽¹⁾	CPTR<1:0	> = 01): WKD	YHR: WEEK	DAY AND HO	URS VALUE
U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	_	—		—		WDAY<2:0>	
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	—	HRTEN	\ <1:0>	HRONE<3:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimplemented bit, read as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-11 bit 10-8 bit 7-6 bit 5-4	WDAY<2:0>: Unimplemen	ted: Read as 'o	Decimal Valu	e of Weekday [ue of Hour's Te			

bit 3-0 HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit; contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 21-7: RTCVAL (WHEN RTCPTR<1:0> = 00): **MINUTES AND SECONDS VALUE REGISTER**

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—		MINTEN<2:0>			MINON	IE<3:0>	
bit 15							bit 8
11.0	D///		D/\/	DAA	D/14/	D/\/	D/\/

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	SECTEN<2:0>			SECONE<3:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15Unimplemented: Read as '0'bit 14-12MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit; contains a value from 0 to 5bit 11-8MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit; contains a value from 0 to 9bit 7Unimplemented: Read as '0'bit 6-4SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit; contains a value from 0 to 5bit 3-0SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit; contains a value from 0 to 9

REGISTER 21-8: ALRMVAL (WHEN ALRMPTR<1:0> = 10): ALARM MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	-	MTHTEN0		MTHON	IE<3:0>	
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN<1:0>			DAYON	IE<3:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12	MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; contains a value of 0 or 1
bit 11-8	MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit; contains a value from 0 to 9
bit 7-6	Unimplemented: Read as '0'
bit 5-4	DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit; contains a value from 0 to 3
bit 3-0	DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit; contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 21-9: ALRMVAL (WHEN ALRMPTR<1:0> = 01): ALARM WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	—	—	_	—	WDAY2	WDAY1	WDAY0
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN<1:0>		HRONE<3:0>			
bit 7							bit 0

Legend:						
R = Readable bit		W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value a	It POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
	Unimplemented: Read as '0'					
DIT 15-11	Unimplei	mented: Read as '0'				
	-		Value of Weekday Digit; conta	ins a value from 0 to 6		
bit 15-11 bit 10-8 bit 7-6	WDAY<2		Value of Weekday Digit; conta	ins a value from 0 to 6		
bit 10-8	WDAY<2 Unimpler	:0>: Binary Coded Decimal nented: Read as '0'	Value of Weekday Digit; conta al Value of Hour's Tens Digit; co			

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 21-10: ALRMVAL (WHEN ALRMPTR<1:0> = 00): ALARM MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
_	MINTEN<2:0>			MINONE<3:0>					
bit 15	·			•			bit 8		
U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
		SECTEN<2:0>			SECONE<3:0>				
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'						
-n = Value at POR '1' = Bit is s		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15	Unimpleme	nted: Read as '0	,						
bit 14-12	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit; contains a value from 0 to 5								

bit 11-8MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit; contains a value from 0 to 9bit 7Unimplemented: Read as '0'

bit 6-4 SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit; contains a value from 0 to 5

bit 3-0 SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit; contains a value from 0 to 9

21.2 Calibration

The real-time crystal input can be calibrated using the periodic auto-adjust feature. When properly calibrated, the RTCC can provide an error of less than 3 seconds per month. This is accomplished by finding the number of error clock pulses and storing the value into the lower half of the RCFGCAL register. The 8-bit signed value loaded into the lower half of RCFGCAL is multiplied by four and will be either added or subtracted from the RTCC timer, once every minute. Refer to the steps below for RTCC calibration:

- 1. Using another timer resource on the device, the user must find the error of the 32.768 kHz crystal.
- 2. Once the error is known, it must be converted to the number of error clock pulses per minute.

EQUATION 21-1: CLOCK FREQUENCY

(Ideal Frequency⁺ – Measured Frequency) • 60 = Clocks per Minute

† Ideal frequency = 32,768 Hz

3. a) If the oscillator is faster then ideal (negative result form step 2), the RCFGCAL register value needs to be negative. This causes the specified number of clock pulses to be subtracted from the timer counter once every minute.

b) If the oscillator is slower then ideal (positive result from step 2) the RCFGCAL register value needs to be positive. This causes the specified number of clock pulses to be subtracted from the timer counter once every minute.

 Divide the number of error clocks per minute by 4 to get the correct CAL value and load the RCFGCAL register with the correct value.

(Each 1-bit increment in CAL adds or subtracts 4 pulses).

Writes to the lower half of the RCFGCAL register should only occur when the timer is turned off, or immediately after the rising edge of the seconds pulse.

Note:	It is up to the user to include in the error
	value the initial error of the crystal, drift
	due to temperature and drift due to crystal
	aging.

21.3 Alarm

- · Configurable from half second to one year
- Enabled using the ALRMEN bit (ALCFGRPT<7>, Register 21-3)
- One-time alarm and repeat alarm options available

21.3.1 CONFIGURING THE ALARM

The alarm feature is enabled using the ALRMEN bit. This bit is cleared when an alarm is issued. Writes to ALRMVALH:ALRMVALL should only take place when ALRMEN = 0.

As shown in Figure 21-2, the interval selection of the alarm is configured through the AMASK bits (ALCFGRPT<13:10>). These bits determine which and how many digits of the alarm must match the clock value for the alarm to occur. The alarm can also be configured to repeat based on a preconfigured interval. The amount of times this occurs once the alarm is enabled is stored in the lower half of the ALCFGRPT register.

When ALCFGRPT = 00 and CHIME bit = 0 (ALCFGRPT<14>), the repeat function is disabled and only a single alarm will occur. The alarm can be repeated up to 255 times by loading the lower half of the ALCFGRPT register with FFh.

After each alarm is issued, the ALCFGRPT register is decremented by one. Once the register has reached '00', the alarm will be issued one last time, after which the ALRMEN bit will be cleared automatically and the alarm will turn off. Indefinite repetition of the alarm can occur if the CHIME bit = 1. Instead of the alarm being disabled when the ALCFGRPT register reaches '00', it will roll over to FF and continue counting indefinitely when CHIME = 1.

21.3.2 ALARM INTERRUPT

At every alarm event, an interrupt is generated. In addition, an alarm pulse output is provided that operates at half the frequency of the alarm. This output is completely synchronous to the RTCC clock and can be used as a trigger clock to other peripherals.

Note: Changing any of the registers, other then the RCFGCAL and ALCFGRPT registers and the CHIME bit while the alarm is enabled (ALRMEN = 1), can result in a false alarm event leading to a false alarm interrupt. To avoid a false alarm event, the timer and alarm values should only be changed while the alarm is disabled (ALRMEN = 0). It is recommended that the ALCFGRPT register and CHIME bit be changed when RTCSYNC = 0.

FIGURE 21-2: ALARM MASK SETTINGS

Alarm Mask Setting (AMASK3:AMASK0)	Day of the Week	Month Day	Hours	Minutes	Seconds
0000 – Every half second 0001 – Every second				:	:
0010 - Every 10 seconds				:	s
0011 – Every minute				:	s s
0100 – Every 10 minutes				: m	s s
0101 – Every hour				• m m	s s
0110 – Every day			hh	m m	s s
0111 – Every week	d		hh	m m	s s
1000 – Every month		/ d d	hh	m m	s s
1001 – Every year ⁽¹⁾		m m / d d	hh	m m	s s
Note 1: Annually, except when c	onfigured	for February 29.			

-

PROGRAMMABLE CYCLIC 22.0 **REDUNDANCY CHECK (CRC) GENERATOR**

Note: This data sheet summarizes the features PIC24HJ32GP302/304, of the PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the PIC24H Family Reference Manual, "Section 36. Programmable Cyclic Redundancy Check (CRC)", which is available from the Microchip website (www.microchip.com).

The programmable CRC generator offers the following features:

- User-programmable polynomial CRC equation
- · Interrupt output
- · Data FIFO

22.1 **Overview**

The module implements a software configurable CRC generator. The terms of the polynomial and its length can be programmed using the CRCXOR (X<15:1>) bits and the CRCCON (PLEN<3:0>) bits, respectively.

EQUATION 22-1:	CRC EQUATION

$$x^{16} + x^{12} + x^5 + 1$$

To program this polynomial into the CRC generator, the CRC register bits should be set as shown in Table 22-1.

TABLE 22-1: **EXAMPLE CRC SETUP**

Bit Name	Bit Value				
PLEN<3:0>	1111				
X<15:1>	00010000010000				

For the value of X<15:1>, the 12th bit and the 5th bit are set to '1', as required by the CRC equation. The 0th bit required by the CRC equation is always XORed. For a 16-bit polynomial, the 16th bit is also always assumed to be XORed; therefore, the X<15:1> bits do not have the 0th bit or the 16th bit.

The topology of a standard CRC generator is shown in Figure 22-2.




FIGURE 22-1: **CRC SHIFTER DETAILS**




FIGURE 22-2: CRC GENERATOR RECONFIGURED FOR $x^{16} + x^{12} + x^5 + 1$

22.2 User Interface

22.2.1 DATA INTERFACE

To start serial shifting, a '1' must be written to the CRCGO bit.

The module incorporates a FIFO that is 8 deep when PLEN (PLEN<3:0>) > 7, and 16 deep, otherwise. The data for which the CRC is to be calculated must first be written into the FIFO. The smallest data element that can be written into the FIFO is one byte. For example, if PLEN = 5, then the size of the data is PLEN + 1 = 6. The data must be written as follows:

```
data[5:0] = crc_input[5:0]
data[7:6] = `bxx
```

Once data is written into the CRCWDAT MSb (as defined by PLEN), the value of VWORD (VWORD<4:0>) increments by one. The serial shifter starts shifting data into the CRC engine when CRCGO = 1 and VWORD > 0. When the MSb is shifted out, VWORD decrements by one. The serial shifter continues shifting until the VWORD reaches 0. Therefore, for a given value of PLEN, it will take (PLEN + 1) * VWORD number of clock cycles to complete the CRC calculations.

When VWORD reaches 8 (or 16), the CRCFUL bit will be set. When VWORD reaches 0, the CRCMPT bit will be set.

To continually feed data into the CRC engine, the recommended mode of operation is to initially "prime" the FIFO with a sufficient number of words so no interrupt is generated before the next word can be written. Once that is done, start the CRC by setting the CRCGO bit to '1'. From that point onward, the VWORD bits should be polled. If they read less than 8 or 16, another word can be written into the FIFO. To empty words already written into a FIFO, the CRCGO bit must be set to '1' and the CRC shifter allowed to run until the CRCMPT bit is set.

Also, to get the correct CRC reading, it will be necessary to wait for the CRCMPT bit to go high before reading the CRCWDAT register.

If a word is written when the CRCFUL bit is set, the VWORD Pointer will roll over to 0. The hardware will then behave as if the FIFO is empty. However, the condition to generate an interrupt will not be met; therefore, no interrupt will be generated (See Section 22.2.2 "Interrupt Operation").

At least one instruction cycle must pass after a write to CRCWDAT before a read of the VWORD bits is done.

22.2.2 INTERRUPT OPERATION

When the VWORD4:VWORD0 bits make a transition from a value of '1' to '0', an interrupt will be generated.

22.3 Operation in Power Save Modes

22.3.1 SLEEP MODE

If Sleep mode is entered while the module is operating, the module will be suspended in its current state until clock execution resumes.

22.3.2 IDLE MODE

To continue full module operation in Idle mode, the CSIDL bit must be cleared prior to entry into the mode.

If CSIDL = 1, the module will behave the same way as it does in Sleep mode; pending interrupt events will be passed on, even though the module clocks are not available.

22.4 Registers

The CRC module provides the following registers:

CRC Control Register

E

CRC XOR Polynomial Register

REGISTER 22-1: CRCCON: CRC CONTROL REGISTER

U-0	U-0	R/W-0	R-0	R-0	R-0	R-0	R-0
—	—	CSIDL			VWORD<4:0>		
bit 15							bit 8

R-0	R-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CRCFUL	CRCMPT	—	CRCGO	PLEN<3:0>			
bit 7							bit 0

Lanandi										
Legend:										
R = Readab	le bit	W = Writable bit	U = Unimplemented bit,	read as '0'						
-n = Value a	t POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown						
bit 15-14	Unimplem	ented: Read as '0'								
bit 13	CSIDL: CF	C Stop in Idle Mode bit								
	1 = Discor	ntinue module operation wh	nen device enters Idle mode							
	0 = Contin	Continue module operation in Idle mode								
bit 12-8	VWORD<4	/WORD<4:0>: Pointer Value bits								
			in the FIFO. Has a maximur > is less than or equal to 7.	n value of 8 when PLEN<3:0> is						
bit 7	CRCFUL:	CRCFUL: FIFO Full bit								
	1 = FIFO i	s full								
	0 = FIFO i	s not full								
bit 6	CRCMPT:	FIFO Empty Bit								
	1 = FIFO i	s empty								
	0 = FIFO i	s not empty								
bit 5	Unimplem	ented: Read as '0'								
bit 4	CRCGO: S	CRCGO: Start CRC bit								
	1 = Start C	RC serial shifter								
	0 = CRC s	erial shifter turned off								
bit 3-0	PLEN<3:0	>: Polynomial Length bits								
	Denotes th	e length of the polynomial	to be generated minus 1.							

REGISTER 22-2: CRCXOR: CRC XOR POLYNOMIAL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			Х<	15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
			X<7:1>				—
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at P	t POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknowr			nown			

bit 15-1 X<15:1>: XOR of Polynomial Term Xⁿ Enable bits

bit 0 Unimplemented: Read as '0'

23.0 PARALLEL MASTER PORT (PMP)

Note: This data sheet summarizes the features PIC24HJ32GP302/304, the of PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the PIC24H Family Reference Manual, "Section 35. Parallel Master Port (PMP)", which is available from the Microchip website (www.microchip.com).

The Parallel Master Port (PMP) module is a parallel 8-bit I/O module, specifically designed to communicate with a wide variety of parallel devices, such as communication peripherals, LCDs, external memory devices and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP is highly configurable. Key features of the PMP module include:

- Fully multiplexed address/data mode
- Demultiplexed or partially multiplexed address/ data mode
 - up to 11 address lines with single chip select
 - up to 12 address lines without chip select
- · Single Chip Select Line
- Programmable Strobe Options
 - Individual Read and Write Strobes or;
 - Read/Write Strobe with Enable Strobe
- Address Auto-Increment/Auto-Decrement
- Programmable Address/Data Multiplexing
- Programmable Polarity on Control Signals
- · Legacy Parallel Slave Port Support
- · Enhanced Parallel Slave Support
 - Address Support
 - 4-Byte Deep Auto-Incrementing Buffer
- · Programmable Wait States
- Selectable Input Voltage Levels




FIGURE 23-1: PMP MODULE OVERVIEW

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
PMPEN		PSIDL	ADRMUX1	ADRMUX0	PTBEEN	PTWREN	PTRDEN				
bit 15			1				bit 8				
R/W-0	R/W-0	R/W-0 ⁽¹⁾	U-0	R/W-0 ⁽¹⁾	R/W-0	R/W-0	R/W-0				
CSF1	CSF0	ALP	0-0	CS1P	BEP	WRSP	RDSP				
bit 7	CSFU	ALF	_	COTF	DLF	WKSF	bit				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'					
-n = Value at		'1' = Bit is se		'0' = Bit is cle		x = Bit is unkr	nown				
			-								
bit 15	PMPEN: Par	allel Master Po	ort Enable bit								
	1 = PMP ena	abled									
	0 = PMP dis	abled, no off-cl	hip access per	formed							
bit 14	Unimplemer	nted: Read as	·0'								
bit 13	PSIDL: Stop	in Idle Mode b	it								
		nue module op			dle mode						
L:1 40 44		e module opera									
bit 12-11	ADRMUX1:ADRMUX0: Address/Data Multiplexing Selection bits ⁽¹⁾ 11 = Reserved										
	 11 = Reserved 10 = All 16 bits of address are multiplexed on PMD<7:0> pins 										
	01 = Lower 8 bits of address are multiplexed on PMD<7:0> pins, upper 3 bits are multiplexed on										
	PMA<										
		s and data app	-	-							
bit 10		PTBEEN: Byte Enable Port Enable bit (16-bit Master mode)									
	1 = PMBE po 0 = PMBE po										
bit 9	•		obe Port Enab	le bit							
Sit 0	PTWREN: Write Enable Strobe Port Enable bit 1 = PMWR/PMENB port enabled										
		PMENB port di									
bit 8	PTRDEN: Re	ead/Write Strob	e Port Enable	bit							
		MWR port ena WWR port disa									
bit 7-6		Chip Select F									
	11 = Reserved										
		functions as c functions as a									
bit 5	ALP: Address Latch Polarity bit ⁽¹⁾										
	1 = Active-high (PMALL and PMALH)										
	0 = Active-lo	w (PMALL and	PMALH)								
	-	nted: Read as									
bit 4			v hit(1)								
bit 4 bit 3	CS1P: Chip S										
	1 = Active-hi	select 1 Polarii igh <u>(PMCS1/PI</u> w (PMCS1/PN	MCS1)								
	1 = Active-hi 0 = Active-lo	igh <u>(PMCS1/P</u> I	MCS1) ICS1)								
bit 3	 1 = Active-hi 0 = Active-lo BEP: Byte En 1 = Byte ena 	igh <u>(PMCS1/PI</u> w (PMCS1/PN	MCS1) ICS1) bit (PMBE)								

REGISTER 23-1: PMCON: PARALLEL PORT CONTROL REGISTER

Note 1: These bits have no effect when their corresponding pins are used as address lines.

REGISTER 23-1: PMCON: PARALLEL PORT CONTROL REGISTER (CONTINUED)

bit 1	WRSP: Write Strobe Polarity bit
	For Slave modes and Master mode 2 (PMMODE<9:8> = 00,01,10):
	1 = Write strobe active-high (PMWR)
	0 = Write strobe active-low (PMWR)
	For Master mode 1 (PMMODE<9:8> = 11):
	1 = Enable strobe active-high (PMENB)
	0 = Enable strobe active-low (PMENB)
bit 0	RDSP: Read Strobe Polarity bit
	For Slave modes and Master mode 2 (PMMODE<9:8> = 00,01,10):
	1 = Read strobe active-high (PMRD)
	0 = Read strobe active-low (PMRD)
	For Master mode 1 (PMMODE<9:8> = 11):
	1 = Read/write strobe active-high (PMRD/PMWR)
	0 = Read/write strobe active-low (PMRD/PMWR)

Note 1: These bits have no effect when their corresponding pins are used as address lines.

R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
BUSY	IRQ	M<1:0>	INC	/<1:0>	MODE16	MODE	<1:0>				
bit 15							bit				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
WAIT	B<1:0> ⁽¹⁾		WAI	FM<3:0>		WAITE	<1:0> ⁽¹⁾				
bit 7							bit				
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimple	emented bit, read	as '0'					
-n = Value at	POR	'1' = Bit is se	t	ʻ0' = Bit is cl	eared	x = Bit is unkr	iown				
bit 15	-	bit (Master mo usy (not useful ot busy		cessor stall is a	active)						
bit 14-13	IRQM<1:0>:	Interrupt Requ	est Mode bits								
	or on a 10 = No inter 01 = Interrup	•	peration when , processor si the end of the	PMA<1:0> = all activated	Write Buffer 3 is v 11 (Addressable cle	•					
bit 12-11	INCM<1:0>:	NCM<1:0>: Increment Mode bits									
	10 = Decrem	nent ADDR<10:	0> by 1 every	read/write cy		<i>y</i>)					
		ent ADDR<10:0 ement or decre		-	le						
bit 10		16-bit Mode bit									
	1 = 16-bit mo	ode: data regist	er is 16 bits, a		to the data registe the data register						
bit 9-8		IODE<1:0>: Parallel Port Mode Select bits									
	10 =Master r 01 =Enhance	mode 2 (PMCS ed PSP, control	1, PMRD, PM signals (PMF	WR, PMBE, F RD, PMWR, PM	PMBE, PMA <x:0 PMA<x:0> and PM MCS1, PMD<7:0 , PMWR, PMCS1</x:0></x:0 	/ID<7:0>) and PMA<1:0)>)				
bit 7-6	• •			•	nfiguration bits ⁽¹⁾		,				
	10 = Data wa 01 = Data wa	ait of 4 Tcy; mu ait of 3 Tcy; mu ait of 2 Tcy; mu ait of 1 Tcy; mu	ltiplexed addr ltiplexed addr	ess phase of 3 ess phase of 2	3 Тсү 2 Тсү						
bit 5-2			•	-							
	WAITM<3:0>: Read to Byte Enable Strobe Wait State Configuration bits 1111 = Wait of additional 15 Tcy										
	•										
	• 0001 = Wait	of additional 1	Тсү								
		dditional wait c	• • • •								
bit 1-0			er Strobe Wa	t State Config	uration bits ⁽¹⁾						
	WAITE<1:0>: Data Hold After Strobe Wait State Configuration bits ⁽¹⁾ 11 = Wait of 4 Tcy										
	10 = Wait of 3 Tcy										
		3 TCY									

Register 23-2: PMMODE: PARALLEL PORT MODE REGISTER

Note 1: WAITB and WAITE bits are ignored whenever WAITM3:WAITM0 = 0000.

REGISTER 23-3: PMADDR: PARALLEL PORT ADDRESS REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
ADDR15	CS1		ADDR<13:8>					
bit 15							bit 8	

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
ADDR<7:0>									
bit 7							bit 0		

Legend:					
R = Readable bit	W = Writable bit	<i>N</i> = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15	ADDR15: Parallel Port Destination Address bits
bit 14	CS1: Chip Select 1 bit
	1 = Chip select 1 is active
	0 = Chip select 1 is inactive
bit 13-0	ADDR13:ADDR0: Parallel Port Destination Address bits

REGISTER 23-4: PMAEN: PARALLEL PORT ENABLE REGISTER

U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	PTEN14	—	_	—	I	PTEN<10:8> ⁽¹⁾	
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTEN<7:2> ⁽¹⁾							<1:0>
bit 7						•	bit 0

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15	Unimplemented: Read as '0'
bit 14	PTEN14: PMCS1 Strobe Enable bit
	 1 = PMA14 functions as either PMA<14> bit or PMCS1 0 = PMA14 pin functions as port I/O
bit 13-11	Unimplemented: Read as '0'
bit 10-2	PTEN<10:2>: PMP Address Port Enable bits ⁽¹⁾
	1 = PMA<10:2> function as PMP address lines0 = PMA<10:2> function as port I/O
bit 1-0	PTEN<1:0>: PMALH/PMALL Strobe Enable bits
	 1 = PMA1 and PMA0 function as either PMA<1:0> or PMALH and PMALL 0 = PMA1 and PMA0 pads functions as port I/O

Note 1: Devices with 28 pins do not have PMA<10:2>.

E

R-0	R/W-0, HS	U-0	U-0	R-0	R-0	R-0	R-0				
IBF	IBOV	_	_	IB3F	IB2F	IB1F	IB0F				
bit 15							bit 8				
R-1	R/W-0, HS	U-0	U-0	R-1	R-1	R-1	R-1				
OBE	OBUF			OB3E	OB2E	OB1E	OB0E				
bit 7							bit (
Legend:		HS = Hardwa	re Set bit								
R = Readab	le bit	W = Writable I	bit	U = Unimplen	nented bit, read	d as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 15	IBF: Input But	ffer Full Status	bit								
	 1 = All writable input buffer registers are full 0 = Some or all of the writable input buffer registers are empty 										
			•	er registers are e	empty						
bit 14	IBOV: Input Buffer Overflow Status bit										
	 1 = A write attempt to a full input byte register occurred (must be cleared in software) 0 = No overflow occurred 										
bit 13-12		ted: Read as '	`								
bit 11-8	•	out Buffer x Sta									
DIL TI-O				t been read (re	ading buffer wi	Il clear this hit)					
	 1 = Input buffer contains data that has not been read (reading buffer will clear this bit) 0 = Input buffer does not contain any unread data 										
bit 7	OBE: Output	Buffer Empty S	tatus bit								
	1 = All readable output buffer registers are empty										
	0 = Some or all of the readable output buffer registers are full										
bit 6	•	OBUF: Output Buffer Underflow Status bits									
	1 = A read or 0 = No under		i empty outpu	ut byte register ((must be cleare	ed in software)					
bit 5-4	Unimplemen	ted: Read as ')'								
bit 3-0	OB3E:OB0E	Output Buffer x	Status Emp	ty bit							
				o the buffer will not been transm							

REGISTER 23-5: PMSTAT: PARALLEL PORT STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_		—		_	—	RTSECSEL ⁽¹⁾	PMPTTL
bit 7							bit 0

REGISTER 23-6: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-2 Unimplemented: Read as '0'

bit 0

bit 1 RTSECSEL: RTCC Seconds Clock Output Select bit⁽¹⁾ 1 = RTCC seconds clock is selected for the RTCC pin 0 = RTCC alarm pulse is selected for the RTCC pin

PMPTTL: PMP Module TTL Input Buffer Select bit

1 = PMP module uses TTL input buffers

0 = PMP module uses Schmitt Trigger input buffers

Note 1: To enable the actual RTCC output, the RTCOE (RCFGCAL) bit needs to be set.

FIGURE 23-2: LEGACY PARALLEL SLAVE PORT EXAMPLE




FIGURE 23-3: ADDRESSABLE PARALLEL SLAVE PORT EXAMPLE




TABLE 23-1:SLAVE MODE ADDRESS RESOLUTION

PMA<1:0>	Output Register (Buffer)	Input Register (Buffer)
00	PMDOUT1<7:0> (0)	PMDIN1<7:0> (0)
01	PMDOUT1<15:8> (1)	PMDIN1<15:8> (1)
10	PMDOUT2<7:0> (2)	PMDIN2<7:0> (2)
11	PMDOUT2<15:8> (3)	PMDIN2<15:8> (3)

FIGURE 23-4: MASTER MODE, DEMULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, SINGLE CHIP SELECT)




FIGURE 23-5: MASTER MODE, PARTIALLY MULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, SINGLE CHIP SELECT)




FIGURE 23-6: MASTER MODE, FULLY MULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, SINGLE CHIP SELECT)




FIGURE 23-7: EXAMPLE OF A MULTIPLEXED ADDRESSING APPLICATION




FIGURE 23-8: EXAMPLE OF A PARTIALLY MULTIPLEXED ADDRESSING APPLICATION




FIGURE 23-9: EXAMPLE OF AN 8-BIT MULTIPLEXED ADDRESS AND DATA APPLICATION




FIGURE 23-10: PARALLEL EEPROM EXAMPLE (UP TO 11-BIT ADDRESS, 8-BIT DATA)




FIGURE 23-11: PARALLEL EEPROM EXAMPLE (UP TO 11-BIT ADDRESS, 16-BIT DATA)





FIGURE 23-12: LCD CONTROL EXAMPLE (BYTE MODE OPERATION)



24.0 SPECIAL FEATURES

Note: This data sheet summarizes the features PIC24HJ32GP302/304. of the PIC24HJ64GPX02/X04. and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section in the PIC24H Family Reference Manual, which is available from the Microchip website (www.microchip.com).

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- · Flexible configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard[™] Security
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming[™] (ICSP[™])
- In-Circuit emulation

24.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 0xF80000.

The individual Configuration bit descriptions for the FBS, FGS, FOSCSEL, FOSC, FWDT, and FPOR Configuration registers are shown in Table 24-1.

Note that address 0xF80000 is beyond the user program memory space. It belongs to the configuration memory space (0x800000-0xFFFFFF), which can only be accessed using table reads and table writes.

The upper byte of all device Configuration registers should always be '1111 1111'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

To prevent inadvertent configuration changes during code execution, all programmable Configuration bits are write-once. After a bit is initially programmed during a power cycle, it cannot be written to again. Changing a device configuration requires that power to the device be cycled.

The Device Configuration register map is shown in Table 24-1.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0xF80000	FBS	RBS<	:1:0>	_	—	BSS<2:0>		BWRP	
0xF80002	FSS	RSS<	RSS<1:0>		_		SSS<2:0>		SWRP
0xF80004	FGS	_		_	_	_	GSS<1	:0>	GWRP
0xF80006	FOSCSEL	IESO	_	_		-	FNOSC<2:0>		
0xF80008	FOSC	FCKSM	1<1:0>	IOL1WAY	_	_	OSCIOFNC	POSCN	ID<1:0>
0xF8000A	FWDT	FWDTEN	WINDIS	_	WDTPRE		WDTPOST-	<3:0>	
0xF8000C	FPOR	_	_	_	ALTI2C	_	FPW	/RT<2:0>	
0xF8000E	FICD	BKBUG	COE	JTAGEN	_	—	—	ICS<	:1:0>
0xF80010	FUID0				User Unit ID) Byte 0			
0xF80012	FUID1				User Unit ID) Byte 1			
0xF80014	FUID2		User Unit ID Byte 2						
0xF80016	FUID3				User Unit ID) Byte 3			

 TABLE 24-1:
 DEVICE CONFIGURATION REGISTER MAP

Bit Field	Register	Description
BWRP	FBS	Boot Segment Program Flash Write Protection 1 = Boot segment can be written 0 = Boot segment is write-protected
BSS<2:0>	FBS	Boot Segment Program Flash Code Protection Size X11 = No Boot program Flash segment
		Boot space is 1K Instruction Words (except interrupt vectors) 110 = Standard security; boot program Flash segment ends at 0x0007FE 010 = High security; boot program Flash segment ends at 0x0007FE
		Boot space is 4K Instruction Words (except interrupt vectors) 101 = Standard security; boot program Flash segment, ends at 0x001FFE 001 = High security; boot program Flash segment ends at 0x001FFE
		Boot space is 8K Instruction Words (except interrupt vectors) 100 = Standard security; boot program Flash segment ends at 0x003FFE 000 = High security; boot program Flash segment ends at 0x003FFE
RBS<1:0> ⁽¹⁾	FBS	Boot Segment RAM Code Protection Size 11 = No Boot RAM defined 10 = Boot RAM is 128 bytes 01 = Boot RAM is 256 bytes 00 = Boot RAM is 1024 bytes
SWRP	FSS	Secure Segment Program Flash Write-Protect bit 1 = Secure Segment can bet written 0 = Secure Segment is write-protected
SSS<2:0>	FSS	Secure Segment Program Flash Code Protection Size (Secure segment is not implemented on 32K devices) x11 = No Secure program flash segment
		Secure space is 4K IW less BS 110 = Standard security; secure program flash segment starts at End of BS, ends at 0x001FFE 010 = High security; secure program flash segment starts at End of BS, ends at 0x001FFE
		Secure space is 8K IW less BS 101 = Standard security; secure program flash segment starts at End of BS, ends at 0x003FFE 001 = High security; secure program flash segment starts at End of BS, ends at 0x003FFE
		Secure space is 16K IW less BS 100 = Standard security; secure program flash segment starts at End of BS, ends at 007FFEh 000 = High security; secure program flash segment starts at End of BS, ends at 0x007FFE
RSS<1:0> ⁽¹⁾	FSS	Secure Segment RAM Code Protection 10 = No Secure RAM defined 10 = Secure RAM is 256 Bytes less BS RAM 01 = Secure RAM is 2048 Bytes less BS RAM 00 = Secure RAM is 4096 Bytes less BS RAM

TABLE 24-2: PIC24H CONFIGURATION BITS DESCRIPTION

Note 1: RAM Code Protection is only available on 64K and 128K devices and not implemented on 32K devices.

Bit Field	Register	Description			
GSS<1:0>	FGS	General Segment Code-Protect bit 11 = User program memory is not code-protected 10 = Standard security 0x = High security			
GWRP	FGS	General Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected			
IESO	FOSCSEL	 Two-speed Oscillator Start-up Enable bit 1 = Start-up device with FRC, then automatically switch to the user-selected oscillator source when ready 0 = Start-up device with user-selected oscillator source 			
FNOSC<2:0>	FOSCSEL	Initial Oscillator Source Selection bits 111 = Internal Fast RC (FRC) oscillator with postscaler 110 = Internal Fast RC (FRC) oscillator with divide-by-16 101 = LPRC oscillator 100 = Secondary (LP) oscillator 011 = Primary (XT, HS, EC) oscillator with PLL 010 = Primary (XT, HS, EC) oscillator 001 = Internal Fast RC (FRC) oscillator with PLL 000 = FRC oscillator			
FCKSM<1:0>	FOSC	Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled			
IOL1WAY	FOSC	Peripheral pin select configuration 1 = Allow only one reconfiguration 0 = Allow multiple reconfigurations			
OSCIOFNC	FOSC	OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is clock output 0 = OSC2 is general purpose digital I/O pin			
POSCMD<1:0>	FOSC	Primary Oscillator Mode Select bits 11 = Primary oscillator disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode			
FWDTEN	FWDT	 Watchdog Timer Enable bit 1 = Watchdog Timer always enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register has no effect.) 0 = Watchdog Timer enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register) 			
WINDIS	FWDT	Watchdog Timer Window Enable bit 1 = Watchdog Timer in Non-Window mode 0 = Watchdog Timer in Window mode			
WDTPRE	FWDT	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32			

TABLE 24-2: PIC24H CONFIGURATION BITS DESCRIPTION (CONTINUED)

Note 1: RAM Code Protection is only available on 64K and 128K devices and not implemented on 32K devices.

Bit Field	Register	Description
WDTPOST<3:0>	FWDT	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 • • • • • • • • • • • • •
FPWRT<2:0>	FPOR	Power-on Reset Timer Value Select bits 111 = PWRT = 128 ms 110 = PWRT = 64 ms 101 = PWRT = 32 ms 100 = PWRT = 16 ms 011 = PWRT = 8 ms 010 = PWRT = 4 ms 001 = PWRT = 2 ms 000 = PWRT = Disabled
ALTI2C	FPOR	Alternate I ² C [™] pins 1 = I ² C mapped to SDA1/SCL1 pins 0 = I ² C mapped to ASDA1/ASCL1 pins
BKBUG	FICD	Background Debug Enable bit 1 = Device will reset in User mode 0 = Device will reset in Debug mode
COE	FICD	Debugger/Emulator Enable bit 1 = Device will reset in Operational mode 0 = Device will reset in Clip-On Emulation mode
JTAGEN	FICD	JTAG Enable bit 1 = JTAG enabled 0 = JTAG disabled
ICS<1:0>	FICD	ICD Communication Channel Select bits 11 = Communicate on PGC1/EMUC1 and PGD1/EMUD1 10 = Communicate on PGC2/EMUC2 and PGD2/EMUD2 01 = Communicate on PGC3/EMUC3 and PGD3/EMUD3 00 = Reserved, do not use

TABLE 24-2: PIC24H CONFIGURATION BITS DESCRIPTION (CONTINUED)

Note 1: RAM Code Protection is only available on 64K and 128K devices and not implemented on 32K devices.


24.2 On-Chip Voltage Regulator

All of the PIC24HJ32GP302/304, PIC24HJ64GPX02/ X04, and PIC24HJ128GPX02/X04 devices power their core digital logic at a nominal 2.5V. This can create a conflict for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR (less than 5 Ohms) capacitor (such as tantalum or ceramic) must be connected to the VDDCORE/VCAP pin (Figure 24-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 27-13 located in **Section 27.1** "**DC Characteristics**".

On a POR, it takes approximately 20 μ s for the on-chip voltage regulator to generate an output voltage. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down.

FIGURE 24-1: CONNECTIONS FOR THE ON-CHIP VOLTAGE REGULATOR⁽¹⁾



24.3 BOR: Brown-Out Reset

The Brown-out Reset (BOR) module is based on an internal voltage reference circuit that monitors the regulated supply voltage VDDCORE. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (for example, missing portions of the AC cycle waveform due to bad power transmission lines, or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR generates a Reset pulse, which resets the device. The BOR selects the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>).

If an oscillator mode is selected, the BOR activates the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, the clock is held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT time-out (TPWRT) is applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM = 100 is applied. The total delay in this case is TFSCM.

The BOR Status bit (RCON<1>) is set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle modes and resets the device should VDD fall below the BOR threshold voltage.

24.4 Watchdog Timer (WDT)

For PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

24.4.1 PRESCALER/POSTSCALER

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler than can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>), which allow the selection of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- · On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

24.4.2 SLEEP AND IDLE MODES

If the WDT is enabled, it continues to run during Sleep or Idle modes. When the WDT time-out occurs, the device wakes the device and code execution continues from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3,2>) needs to be cleared in software after the device wakes up.

24.4.3 ENABLING WDT

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user application to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

Note:	If the WINDIS bit (FWDT<6>) is cleared, the CLRWDT instruction should be executed by the application software only during the last 1/4 of the WDT period. This CLRWDT win- dow can be determined by using a timer. If a CLRWDT instruction is executed before
	this window, a WDT Reset occurs.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.




FIGURE 24-2: WDT BLOCK DIAGRAM

24.5 JTAG Interface

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 devices implement a JTAG interface, which supports boundary scan device testing, as well as in-circuit programming. Detailed information on this interface is provided in future revisions of the document.

Note: Refer to Section 24. "Programming and Diagnostics" (DS70246) of the *PIC24H Family Reference Manual* for further information on usage, configuration and operation of the JTAG interface.

24.6 In-Circuit Serial Programming

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 devices can be serially programmed while in the end application circuit. This is done with two lines for clock and data and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the *"dsPIC33F/PIC24H Flash Programming Specification"* (DS70152) for details about In-Circuit Serial Programming (ICSP).

Any of the three pairs of programming clock/data pins can be used:

- PGC1/EMUC1 and PGD1/EMUD1
- PGC2/EMUC2 and PGD2/EMUD2
- PGC3/EMUC3 and PGD3/EMUD3

24.7 In-Circuit Debugger

When MPLAB[®] ICD 2 is selected as a debugger, the incircuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the EMUCx (Emulation/Debug Clock) and EMUDx (Emulation/Debug Data) pin functions.

Any of the three pairs of debugging clock/data pins can be used:

- PGC1/EMUC1 and PGD1/EMUD1
- PGC2/EMUC2 and PGD2/EMUD2
- PGC3/EMUC3 and PGD3/EMUD3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to \overline{MCLR} , VDD, VSS, PGC, PGD and the EMUDx/EMUCx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

24.8 Code Protection and CodeGuard™ Security

The PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/ X04 devices offer advanced implementation of CodeGuard Security that supports BS, SS and GS while, the PIC24HJ32GP302/304 devices offer the intermediate level of CodeGuard Security that supports only BS and GS. CodeGuard Security enables multiple parties to securely share resources (memory, interrupts and peripherals) on a single chip. This feature helps protect individual Intellectual Property in collaborative system designs.

When coupled with software encryption libraries, CodeGuard Security can be used to securely update Flash even when multiple IPs reside on the single chip. The code protection features vary depending on the actual PIC24H implemented. The following sections provide an overview of these features.

Secure segment and RAM protection is implemented on the PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices. The PIC24HJ32GP302/304 devices do not support secure segment and RAM protection.

Note: Refer to Section 23. "CodeGuard™ Security" (DS70239) of the *PIC24H Family Reference Manual* for further information on usage, configuration and operation of CodeGuard Security.

IABLE 24-3. CODE LEASH SECONI I SEGMENI SIZES FON 32N BITE DEVICES			SIZES LOU SZN		0			
CONFIG BITS	BSS<2:0> = x11 0K	×11 0K	BSS<2:0> = x10 1K	¢10 1K	BSS<2:0> = x01 4K	¢01 4K	BSS<2:0> = x00 8K	600 8K
	VS = 256 IW	0x0001FEh	VS = 256 IW	0x0001FEh	VS = 256 IW	0x0001FEh	VS = 256 IW	0x00001FEh
		0x000200h	BS = 768 IW	0x000200h	BS = 3840 IW	0x000200h	BS = 7936 IW	0x000200h
		0x000800h		0x000800h		0x000800h		0x000800h
TTX - 1071000		0X001FFEN 0X002000h		0x002000h		0x002000h		0x002000h
ΟK	GS = 11008 IW	0x003FFEh 0x004000h	GS = 10240 IW	0x003FFEh 0x004000h	GS = 7168 IW	0x003FFEh 0x004000h 0x0057FFh	GS = 3072 IW	0x003FFEh 0x004000h
		0x0157FEh		0x0157FEh		0x0157FEh		0x0157FEh

CODE FLASH SECURITY SEGMENT SIZES FOR 32K BYTE DEVICES **TABLE 24-3**:

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, AND PIC24HJ128GPX02/X04

TABLE 24-4: CODE	FLASH SECURITY	SEGMENT	SIZES FOR 64K B	BYTE DEVICES	S			
CONFIG BITS	BSS<2:0> = x11 0	OK	BSS<2:0> = x10	0 1K	BSS<2:0> = x	×01 4K	BSS<2:0> =	×00 8K
	$VS = 256 IW \qquad 0x000 \\ 0x00 \\ 0$	0000h 01FEh	VS = 256 IW $0x$	<pre><000000h </pre>	VS = 256 IW	0x000000h 0x0001FEh	VS = 256 IW	0x000000h 0x0001FEh
		0200h 0800h 0800h	BS = 768 IW 0X	<pre><000200h</pre> <pre><000200h</pre> <pre><000200h</pre> <pre></pre> <pre><th>BS = 3840 IW</th><th>0x000200h 0x0007FEh 0x000800h</th><th>BS = 7936 IW</th><th>0x000200h 0x0007FEh 0x000800h</th></pre>	BS = 3840 IW	0x000200h 0x0007FEh 0x000800h	BS = 7936 IW	0x000200h 0x0007FEh 0x000800h
SSS<2:0> = x11		1FFEN 2000h 3FFEh	<u>ŏŏŏ</u>	001FFEN 002000h 003FFEN		0x001FFEh 0x002000h 0x003FFEh		0x001FFEN 0x002000h 0x003FFEh
УЮ	GS = 21760 IW 0000 0000 0000 0000 0000 0000 0000	0x004000h 0x007FFEh 0x008000h 0x00ABFEh	0x 0x 0S = 20992 IW 0x 0x	0x004000h 0x007FFEh 0x008000h 0x00ABFEh	GS = 17920 IW	0x004000h 0x007FFEh 0x008000h 0x00ABFEh	GS = 13824 IW	0x004000h 0x007FFEh 0x008000h 0x00ABFEh
	0x0157	57FEh	Ň	0x0157FEh		0x0157FEh		0x0157FEh
	VS = 256 IW 0x00	0000h 01FEh	$VS = 256 IW = 0x \\ 0x$	(000000h (0001FEh	VS = 256 IW	0x000000h 0x0001FEh	VS = 256 IW	0x000000h 0x0001FEh
,	SS = 3840 IV	0x000200h 0x0007FEh 0x000800h 0x001FFFh	BS = 768 IW 0X 0X SS = 3072 IW 0X	0x000200h 0x0007FEh 0x000800h 0x001FFFh	BS = 3840 IW	0x000200h 0x0007FEh 0x000800h	BS = 7936 IW	0x000200h 0x0007FEh 0x000800h
SSS<2:0> = x10		2000h 3FFEh		(002000h (003FFEh		0x002000h 0x003FFEh		0x002000h 0x003FFEh
4K	GS = 17920 IW 0x00 0x00 0x00 0x00 0x00	4000h 17FFEh 18000h ABFEh	GS = 17920 IW = 0.0000	x0040000 x007FFEh x008000h x00ABFEh	GS = 17920 IW	0x004000 0x007FFEh 0x008000h 0x00ABFEh	GS = 13824 IW	0x004000h 0x007FFEh 0x008000h 0x00ABFEh
	0x01	0x0157FEh	XO	0x0157FEh		0x0157FEh		0x0157FEh
	VS = 256 IW 00000000000000000000000000000000000	000h	VS = 256 IW 0x	x000000h x0001FFh	VS = 256 IW	0×000000h	VS = 256 IW	0x000000h 0x0001FFh
		02001 07FEh	BS = 768 IW	x000200h x0007FEh	BS = 3840 IW	0x000200h 0x0007FEh	BS = 7936 IW	0x000200h 0x0007FEh
SSS<2:0> = x 01	SS = 7936 IW	16001 2000h 3FFEh	SS = 7168 IW	x0016501 x002000h x003FFEh	SS = 4096 IW	0x00016FEh 0x002000h 0x003FFEh		0x0016FEh 0x002000h 0x0036FEh
ßK	GS = 13824 IV	0x004000h 0x007FFEh 0x008000h	GS = 13824 IW	0x004000h 0x007FFEh 0x008000h	GS = 13824 IW	0x004000h 0x007FFEh 0x008000h	GS = 13824 IW	0x004000h 0x007FFEh 0x008000h
	12510X0	57FEh		0x0157FEh		0x0157FEh		0x0046FEII
	VS = 256 IW 0x000	0000h	VS = 256 IW 0x	x000000h x0001FFh	VS = 256 IW	0x000000h 0x0001FFh	VS = 256 IW	0x000000h 0x0001FFh
		0x000200h 0x0007FEh 0x000800h	BS = 768 IW	0x000200h 0x0007FEh 0x000800h	BS = 3840 IW	0x000200h 0x0007FEh 0x000800h	BS = 7936 IW	0x000200h 0x0007FEh
SSS<2:0> = x 00		1666h 2000h 3666h	666	x001FFEh x002000h		0x001FFEh 0x002000h		0x0001666
16K	SS = 16128 IW	7FFEh	SS = 15360 IW	x004000h x007FFEh	SS = 12288 IW	0x004000h 0x007FFEh	SS = 8192 IW	0x004000h 0x007FFEh
	GS = 5632 IW 0x00	ABFEh	GS = 5632 IW 0)	x00ABFEh	GS = 5632 IW	0x00ABFEh	GS = 5632 IW	0x00ABFEh
	0x01	0x0157FEh	0	0x0157FEh		0x0157FEh		0x0157FEh

-

TABLE 24-5: CODE	DE FLASH SECURITY	RITY SEGMENT	T SIZES FOR 128K	BYTE DEVICES	ES			
CONFIG BITS	BSS<2:0> =	×11 0K	BSS<2:0> = x10	.0 1K	BSS<2:0> = 3	×01 4K	BSS<2:0> = 1	×00 8K
	VS = 256 IW	0x000000h 0x0001FEh	VS = 256 IW)x000000h)x0001FEh	VS = 256 IW	0×000000h 0×0001FEh	VS = 256 IW	0x000000h 0x0001FEh
		0x000200h 0x0007FEh 0x000800h	BS = 768 IW	0x000200h 0x0007FEh 0x000800h	BS = 3840 IW	0x000200h 0x0007FEh 0x000800h	BS = 7936 IW	0x000200h 0x0007FEh 0x000800h
SSS<2:0> = x11		0x001FFEh 0x002000h 0x003FFEh	000	x001FFEh x002000h x003FFEh		0x001FFEh 0x002000h 0x003FFEh		0x001FFEh 0x002000h 0x003FFEh
УQ		0x004000h 0x007FFEh 0x008000h		0x004000h 0x007FFEh 0x008000h		0x004000h 0x007FFEh 0x008000h		0x004000h 0x008000h 0x008000h
	GS = 43776 IW	0x0055555h 0x0100005h 0x01575Eh	GS = 43008 IW 0	0x00FFFEh 0x015000h 0x0157FEh	GS = 39936 IW	0x0157FEh 0x0157FEh	GS = 35840 IW	0x0055555 0x010000h 0x01575Eh
	VS = 256 IW	0x000000h 0x0001FEh	VS = 256 IW)x000000h)x0001FEh	VS = 256 IW	0x000000h 0x0001FEh	VS = 256 IW	0x000000h 0x0001FEh
	SS = 3840 IM	0x000200h 0x0007FEh 0x000800h	BS = 768 IW SS = 3072 IM	0x000200h 0x0007FEh 0x000800h	BS = 3840 IW	0x000200h 0x0007FEh 0x000800h	BS = 7936 IW	0x000200h 0x0007FEh 0x000800h
SSS<2:0> = x10		0x001FFEh 0x002000h 0x003FFEh)x001FFEh)x002000h)x003FFEh		0x001FFEh 0x002000h 0x003FFEh		0x001FFEh 0x002000h 0x003FFEh
4K		0x004000h 0x007FFEh 0x008000h		0x004000h 0x007FFEh 0x008000h		0x004000h 0x007FFEh 0x008000h		0x004000h 0x007FFEh 0x008000h
	GS = 39936 IW	0x00ABFEh	GS = 39936 IW)x00ABFEh	GS = 39936 IW	0x00ABFEh	GS = 35840 IW	0x00ABFEh
		0x0157FEh	8	0x0157FEh		0x0157FEh		0x0157FEh
	VS = 256 IW	0x000000h 0x0001FEh	VS = 256 IW)x000000h)x0001FEh	VS = 256 IW	0x000000000000000000000000000000000000	VS = 256 IW	0x000000h 0x0001FEh
		0x000200h 0x0007FEh 0x000800h	BS = 768 IW)x000200h)x0007FEh)x000800h	BS = 3840 IW	0x000200h 0x0007FEh 0x000800h	BS = 7936 IW	0x000200h 0x0007FEh 0x000800h
SSS<2:0> = x 01	SS = 7936 IW	0x001FFEh 0x002000h 0x003FFEh	SS = 7168 IW	0x001FFEh 0x002000h 0x003FFEh	SS = 4096 IW	0x001FFEh 0x002000h 0x003FFEh		0x001FFEh 0x002000h 0x003FFEh
8K		0x004000h 0x007FFEh 0x008000h		0x004000h 0x007FFEh 0x008000h		0x004000h 0x007FFEh 0x008000h		0x004000h 0x007FFEh 0x008000h
	GS = 35840 IW	0x00FFFEh 0x010000h	GS = 35840 IW	0x00FFFEh 0x010000h	GS = 35840 IW	0x00FFEh 0x010000h	GS = 35840 IW	0x00FFEh 0x010000h
		0x0157FEh	0	0x0157FEh		0x0157FEh		0x0157FEh
	VS = 256 IW	0x000000h 0x0001FEh	VS = 256 IW	0x000000h 0x0001FEh	VS = 256 IW	0x000000000000000000000000000000000000	VS = 256 IW	0x000000h 0x0001FEh
		0x0002000 0x000800h 0x001555h	BS = 768 IW	0x000200n 0x000800h 0x000800h	BS = 3840 IW	0X0002000 0X000800h 0X000800h	BS = 7936 IW	0X0002000 0X00007FEh 0X000800h
SSS<2:0> = x00		0x002000h 0x003FFFh		XX002000h XX003FFFh				0x002000h 0x003FFFh
16K	SS = 16128 IW	0x004000h 0x007FFEh	SS = 15360 IW	0x004000h 0x007FFEh	SS = 12288 IW		SS = 8192 IW	
	GS = 27648 IW	0x00FFFEh 0x010000h	GS = 27648 IW	0x010000h 0x010000h	GS = 27648 IW	0x00FFFEh 0x010000h	GS = 27648 IW	0x0006FFEh 0x010000h
		0x0157FEh	0	0x0157FEh		0x0157FEh		0x0157FEh

25.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. То complement the information in this data sheet, refer to the related section in the PIC24H Family Reference Manual, which is available from the Microchip website (www.microchip.com).

The PIC24H instruction set is identical to that of the PIC24F, and is a subset of the dsPIC30F/33F instruction set.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- Literal operations
- Control operations

Table 25-1 shows the general symbols used in describing the instructions.

The PIC24H instruction set summary in Table 25-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand) which is typically a register 'Wd' with or without an address modifier

The control instructions may use some of the following operands:

- · A program memory address
- The mode of the table read and table write instructions

All instructions are a single word, except for certain double word instructions, which were made double word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or double word instruction. Moreover, double word moves require two cycles. The double word instructions execute in two instruction cycles.

Note: For more details on the instruction set, refer to the *"dsPIC30F/33F Programmer's Reference Manual"* (DS70157).

Field	Description	
#text	Means literal defined by "text"	
(text)	Means "content of text"	
[text]	Means "the location addressed by text"	
{ }	Optional field or operation	
<n:m></n:m>	Register bit field	
.b	Byte mode selection	
.d	Double Word mode selection	
.S	Shadow register select	
.w	Word mode selection (default)	
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$	
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero	
Expr	Absolute address, label or expression (resolved by the linker)	
f	File register address ∈ {0x00000x1FFF}	
lit1	1-bit unsigned literal ∈ {0,1}	
lit4	4-bit unsigned literal ∈ {015}	
lit5	5-bit unsigned literal ∈ {031}	
lit8	8-bit unsigned literal ∈ {0255}	
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode	
lit14	14-bit unsigned literal ∈ {016384}	
lit16	16-bit unsigned literal \in {065535}	
lit23	23-bit unsigned literal ∈ {08388608}; LSB must be '0'	
None	Field does not require an entry, may be blank	
PC	Program Counter	
Slit10	10-bit signed literal ∈ {-512511}	
Slit16	16-bit signed literal ∈ {-3276832767}	
Slit6	6-bit signed literal ∈ {-1616}	
Wb	Base W register ∈ {W0W15}	
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }	
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }	
Wm,Wn	Dividend, Divisor working register pair (direct addressing)	
Wm*Wm	Multiplicand and Multiplier working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}	
Wn	One of 16 working registers ∈ {W0W15}	
Wnd	One of 16 destination working registers ∈ {W0W15}	
Wns	One of 16 source working registers ∈ {W0W15}	
WREG	W0 (working register used in file register instructions)	
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }	
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }	

TABLE 25-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

-

Base	E 23-2:		UCTION SET OVER		# -5	# - 5	Status Flags
Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
1	ADD	ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = Iit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
		BRA	GE,Expr	Branch if greater than or equal	1	1 (2)	None
		BRA	GEU, Expr	Branch if unsigned greater than or equal	1	1 (2)	None
		BRA	GT,Expr	Branch if greater than	1	1 (2)	None
		BRA	GTU, Expr	Branch if unsigned greater than	1	1 (2)	None
		BRA	LE, Expr	Branch if less than or equal	1	1 (2)	None
		BRA	LEU, Expr	Branch if unsigned less than or equal	1	1 (2)	None
		BRA	LT,Expr	Branch if less than	1	1 (2)	None
		BRA	LTU, Expr	Branch if unsigned less than	1	1 (2)	None
		BRA	N, Expr	Branch if Negative	1	1 (2)	None
		BRA	NC,Expr	Branch if Not Carry	1	1 (2)	None
		BRA	·	Branch if Not Negative	1	1 (2)	None
			NN, Expr	Branch if Not Zero	1		None
		BRA	NZ,Expr		1	1 (2) 2	
		BRA	Expr	Branch Unconditionally	1		None
		BRA	Z,Expr	Branch if Zero		1 (2)	None
7		BRA	Wn	Computed Branch	1	2	None
7	BSET	BSET	f,#bit4	Bit Set f	1	1	None
•		BSET	Ws,#bit4	Bit Set Ws	1	1	None
8	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
•		BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
9	BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
10	BTSC	BTG BTSC	Ws,#bit4 f,#bit4	Bit Toggle Ws Bit Test f, Skip if Clear	1	1	None None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	(2 or 3)	None
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	(2 or 3)	None
		1			1	(2 or 3)	

TABLE 25-2: INSTRUCTION SET OVERVIEW

-

-

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
14	CALL	CALL	lit23	Call subroutine	2	2	None
		CALL	Wn	Call indirect subroutine	1	2	None
15	CLR	CLR	f	f = 0x0000	1	1	None
		CLR	WREG	WREG = 0x0000	1	1	None
		CLR	Ws	Ws = 0x0000	1	1	None
16	CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO,Sleep
17	COM	COM	f	$f = \overline{f}$	1	1	N,Z
		COM	f,WREG	WREG = \overline{f}	1	1	N,Z
		COM	Ws,Wd	$Wd = \overline{Ws}$	1	1	N,Z
18	CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z
		CP	Wb,#lit5	Compare Wb with lit5	1	1	C,DC,N,OV,Z
		CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z
19	CPO	CP0	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z
		CP0	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z
20	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,Ws	Compare Wb with Ws, with Borrow (Wb – Ws – \overline{C})	1	1	C,DC,N,OV,Z
21	CPSEQ	CPSEQ	Wb, Wn	Compare Wb with Wn, skip if =	1	1 (2 or 3)	None
22	CPSGT	CPSGT	Wb, Wn	Compare Wb with Wn, skip if >	1	1 (2 or 3)	None
23	CPSLT	CPSLT	Wb, Wn	Compare Wb with Wn, skip if <	1	1 (2 or 3)	None
24	CPSNE	CPSNE	Wb, Wn	Compare Wb with Wn, skip if ≠	1	1 (2 or 3)	None
25	DAW	DAW	Wn	Wn = decimal adjust Wn	1	1	С
26	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z
		DEC	f,WREG	WREG = f – 1	1	1	C,DC,N,OV,Z
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z
27	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z
		DEC2	f,WREG	WREG = $f - 2$	1	1	C,DC,N,OV,Z
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z
28	DISI	DISI	#lit14	Disable Interrupts for k instruction cycles	1	1	None
29	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV
30	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
31	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С
32	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
33	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С
34	GOTO	GOTO	Expr	Go to address	2	2	None
		GOTO	Wn	Go to indirect	1	2	None

TABLE 25-2: INSTRUCTION SET OVERVIEW (CONTINUED)

5

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
35	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
36	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z
		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z
37	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z
38	LNK	LNK	#lit14	Link Frame Pointer	1	1	None
39	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z
40	MOV	MOV	f,Wn	Move f to Wn	1	1	None
		MOV	f	Move f to f	1	1	N,Z
		MOV	f,WREG	Move f to WREG	1	1	N,Z
		MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
		MOV	WREG, f	Move WREG to f	1	1	N,Z
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
41	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None
42	NEG	NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = \overline{f} + 1	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,Z
43	NOP	NOP		No Operation	1	1	None
		NOPR		No Operation	1	1	None
44	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
	101	POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to	1	2	None
			WIIG	W(nd):W(nd + 1)			
45	DUGU	POP.S		Pop Shadow Registers	1	1	All
45	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
		DIST OF STR	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
46 47	PWRSAV	PWRSAV RCALL	Expr	Relative Call	1	2	None

TABLE 25-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
48	REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
		REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
49	RESET	RESET		Software device Reset	1	1	None
50	RETFIE	RETFIE		Return from interrupt	1	3 (2)	None
51	RETLW	RETLW	#lit10,Wn	Return with literal in Wn	1	3 (2)	None
52	RETURN	RETURN		Return from Subroutine	1	3 (2)	None
53	RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z
		RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z
		RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z
54	RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N,Z
55	RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
		RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
		RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C,N,Z
56	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z
57	SE	SE	Ws,Wnd	Wnd = sign-extended Ws	1	1	C,N,Z
58	SETM	SETM	f	f = 0xFFFF	1	1	None
		SETM	WREG	WREG = 0xFFFF	1	1	None
		SETM	Ws	Ws = 0xFFFF	1	1	None
59	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z
		SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z
		SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z
		SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z
		SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z
60	SUB	SUB	f	f = f – WREG	1	1	C,DC,N,OV,Z
		SUB	f,WREG	WREG = f – WREG	1	1	C,DC,N,OV,Z
		SUB	#lit10,Wn	Wn = Wn - lit10	1	1	C,DC,N,OV,Z
		SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C,DC,N,OV,Z
		SUB	Wb,#lit5,Wd	Wd = Wb - lit5	1	1	C,DC,N,OV,Z
61	SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	f,WREG	WREG = f – WREG – (\overline{C})	1	1	C,DC,N,OV,Z
		SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV,Z
62	SUBR	SUBR	f	f = WREG – f	1	1	C,DC,N,OV,Z
-	00210	SUBR	f,WREG	WREG = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	Wb,Ws,Wd	Wd = Ws – Wb	1	1	C,DC,N,OV,Z
		SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C,DC,N,OV,Z
63	SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,Z
	JULIN			$WREG = WREG - f - (\overline{C})$	1	1	
		SUBBR	f,WREG	_ ()			C,DC,N,OV,Z
		SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
<u> </u>		SUBBR	Wb,#lit5,Wd	Wd = lit5 - Wb - (C)	1	1	C,DC,N,OV,Z
64	SWAP	SWAP.b	Wn	Wn = nibble swap Wn	1	1	None
05		SWAP	Wn	Wn = byte swap Wn	1	1	None
65	TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None
66	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
67	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16> Write Ws to Prog<15:0>	1	2	None

-

TABLE 25-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
69	ULNK	ULNK		Unlink Frame Pointer	1	1	None
70	XOR	XOR	f	f = f .XOR. WREG	1	1	N,Z
		XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
71	ZE	ZE	Ws,Wnd	Wnd = Zero-extend Ws	1	1	C,Z,N

TABLE 25-2: INSTRUCTION SET OVERVIEW (CONTINUED)

-

NOTES:

-

26.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers are supported with a full range of hardware and software development tools:

- · Integrated Development Environment
- MPLAB[®] IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C18 and MPLAB C30 C Compilers
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- · Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB REAL ICE™ In-Circuit Emulator
- · In-Circuit Debugger
 - MPLAB ICD 2
- Device Programmers
 - PICSTART® Plus Development Programmer
 - MPLAB PM3 Device Programmer
 - PICkit[™] 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

26.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- · A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- Visual device initializer for easy register initialization
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (assembly or C)
 - Mixed assembly and C
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

26.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline
 assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

26.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

26.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

26.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

26.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

26.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows[®] 32-bit operating system were chosen to best make these features available in a simple, unified application.

26.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The MPLAB REAL ICE probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with the popular MPLAB ICD 2 system (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

MPLAB REAL ICE is field upgradeable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added, such as software breakpoints and assembly code trace. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

26.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

26.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for guick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

26.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

26.12 PICkit 2 Development Programmer

The PICkit[™] 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC[™] Lite C compiler, and is designed to help get up to speed quickly using PIC[®] microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

26.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

27.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 electrical characteristics. Additional information is provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 family are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

-	\sim $>$
Ambient temperature under bias	40°C to +125°C
Storage temperature	
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any combined analog and digital pin and MCLR, with resp	ect to Vss
Voltage on any digital-only pin with respect to Vss	
Voltage on VDDCORE with respect to VSS	2.25V to 2.75V
Maximum current out of Vss pin	
Maximum current into VDD pin ⁽²⁾	
Maximum output current sunk by any I/O pin ⁽³⁾	4 mA
Maximum output current sourced by any I/O pin ⁽³⁾	4 mA
Maximum current sourced by all ports ⁽²⁾	

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 27-2).
 - 3: Exceptions are CLKOUT, which is able to sink/source 25 mA, and the VREF+, VREF-, SCLx, SDAx, PGCx and PGDx pins, which are able to sink/source 12 mA.

27.1 **DC Characteristics**

TABLE 27-1:	OPERATING MIPS VS	3. VOLTAGE		
			Max MIPS	
Characteristic	VDD Range (in Volts)	Temp Range (in °C)	PIC24HJ32GP302/304, PIC24HJ64GRX02/X04, and PIC24HJ128GRX02/X04	
	3.0-3.6V	-40°C to +85°C	40,	
	3.0-3.6V	-40°C to +125°C	35	
TABLE 27-2:		NG CONDITIONS		

TABLE 27-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	ेтур	Мах	Unit
Industrial Temperature Devices		\sim			
Operating Junction Temperature Range	45	_ # 0	_	+125	°C
Operating Ambient Temperature Range	TA	-40	_	+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+140	°C
Operating Ambient Temperature Range	TA	-40	_	+125	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$	PD		PINT + PI/0	D	W
I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} \times IOH\} + \Sigma (VOL \times IOL)$					
Maximum Allowed Power Dissipation	Pdmax	(TJ — TA)/θ.	JA	W

TABLE 27-3: THERMAL PACKAGING CHARACTERISTICS

Characteristie	Symbol	Тур	Мах	Unit	Notes
Package Thermal Resistance, 44-pin QFN	θja	62.4		°C/W	1
Package Thermal Resistance, 44-pin TFQP	θја	60	_	°C/W	1
Package Thermal Resistance, 28-pin SPDIP	θја	108	_	°C/W	1
Package Thermal Resistance, 28-pin SOIC	θja	80.2	_	°C/W	1
Package Thermal Resistance, 28-pin QFN-S	θја	32		°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

IABLE	2/- 4 . L	JC TEMPERATURE AND VOL	TAGE SP				<u>.</u>
DC CHARACTERISTICS			(unless o	therwise	stated) ure -40)°C ≤ TA	0V to 3.6V ≤ +85°C for Industrial ≤ +125°C for Extended
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions
Operati	ng Voltag	9				/	$\langle \langle \rangle$
DC10	Supply V	/oltage				~	
	Vdd		3.0	_	3.6	ZY	Industrial and Extended
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.1	1.3	1.8 🦯	$\langle v \rangle$	
DC16	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	_	Vss	Í Kr	
DC17	Svdd	VDD Rise Rate to ensure internal Power-on Reset signal	0.03			V/ms	0-3.0V in 0.1s
DC18	VCORE	VDD Core ⁽³⁾ Internal regulator voltage	2.25		2.75	V	Voltage is dependent on load, temperature and VDD

TABLE 27-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: This is the limit to which VDD can be lowered without losing RAM data.

)

IABLE 27-5:	DC CHAK	ACTERISTI	CO. OPERA	TING CURRENT	וטטו			
DC CHARACT	ERISTICS				: 3.0V to 3.6V \leq TA \leq +85°C for Ind \leq TA \leq +125°C for Ext			
Parameter No.	Typical ⁽¹⁾	Мах	Units	Conditions				
Operating Cur	rent (IDD) ⁽²⁾					$\overline{}$		
DC20d	24	30	mA	-40°C		$\mathbf{\mathcal{F}}$		
DC20a	27	30	mA	+25°C		10 MIPS		
DC20b	27	30	mA	+85°C	3.3	TO MIPS		
DC20c	27	35	mA	+125°C	$\langle \gamma \rangle \rangle_{\sim}$			
DC21d	30	40	mA	-40°C	$\langle \langle \rangle$			
DC21a	31	40	mA	+25°C	3.3V	16 MIPS		
DC21b	32	45	mA	+85°C	3.3V	TO IVITES		
DC21c	33	45	mA	+125°C	~			
DC22d	35	50	mA	∕-40°C				
DC22a	38	50	mA	∕ 425°C	3.3V	20 MIPS		
DC22b	38	55	mA <	₹ 85°C	5.5V	20 WIF 3		
DC22c	39	55	mA	→+125°C				
DC23d	47	70	mA	40°C				
DC23a	48	70	mA	∽ +25°C	3.3V	30 MIPS		
DC23b	48	70 /	∕_mA	+85°C	5.5 V			
DC23c	48	70 🔨	/ mA	+125°C				
DC24d	56	90	/mA	-40°C				
DC24a	56	, 90)) mA	+25°C	+25°C 3.3V 40 MIPS			
DC24b	54	<u>(90)</u>	mA	+85°C				
DC24c	54 <	80	mA	+125°C	3.3V	35 MIPS		

TABLE 27-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSC1 driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to Vss. MELR = VDD, WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating; however, every peripheral is being clocked (PMD bits are all zeroed).

TABLE 27-6:	DC CHAR	ACTERISTI	CS: IDLE CU					
DC CHARACT	ERISTICS		(unless othe		:: 3.0V to 3.6V ≤ TA ≤ +85°C for Ind ≤ TA ≤ +125°C for Ext			
Parameter No.	Typical ⁽¹⁾	Мах	Units	Units Conditions				
Idle Current (II	DLE): Core Of	F Clock ON	Base Curren	t ⁽²⁾		$\overline{}$		
DC40d	3	25	mA	-40°C	\sim	$\mathbf{>}$		
DC40a	3	25	mA	+25°C		10 MIPS		
DC40b	3	25	mA	+85°C	3.34	TO MIPS		
DC40c	3	25	mA	+125°C	$\langle \mathcal{A} \rangle^{\vee}$			
DC41d	4	25	mA	-40°C	$\langle \langle \rangle \rangle$			
DC41a	4	25	mA	+25°C	3.3V	16 MIPS		
DC41b	5	25	mA	+85°C		10 10115		
DC41c	5	25	mA	+125°C	\checkmark			
DC42d	6	25	mA	∕-40°C				
DC42a	6	25	mA	∕ 4 2 5°C	3.3V	20 MIPS		
DC42b	7	25	mA <	+85°C	5.5V	20 MIF 3		
DC42c	7	25	mA	∕+125°C				
DC43a	9	25	mA	+25°C				
DC43d	9	25	mA	∽ -40°C	3.3V	30 MIPS		
DC43b	9	25 /	∕_mA	+85°C	5.5V	30 MIF 3		
DC43c	9	25 🔨	/ mA	+125°C				
DC44d	10	25	/mA	-40°C				
DC44a	10	25)) mA	+25°C	3.3V	40 MIPS		
DC44b	10	25	mA	+85°C				
DC44c	10 <	25	mA	+125°C	3.3V	35 MIPS		

TABLE 27-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: Base IIDLE cultrent is measured with core off, clock on and all modules turned off. Peripheral Module Disable SFR registers are zeroed. All I/O pins are configured as inputs and pulled to Vss.



TADLE ZI-I.	DO UNAN		ICS. FOWE			
DC CHARACI	TERISTICS		(unless oth	erwise state	$-40^{\circ}C \le TA \le$	✓ to 3.6V ≤ +85°C for Industrial +125°C for Extended
Parameter No.	Typical ⁽¹⁾	Мах	Units		(Conditions
Power-Down	Current (IPD) ⁽	2)				\longrightarrow
DC60d	55	500	μA	-40°C		\sim
DC60a	63	500	μA	+25°C	2 2)/	Base Rower-Down Current ^(3,4)
DC60b	85	500	μA	+85°C	3.3V	Base Power-Down Current
DC60c	146	1000	μΑ	+125°C		
DC61d	8	13	μΑ	-40°C		\bigotimes
DC61a	10	15	μA	+25°C	3.3	Watchdog Timer Current: $\Delta IWDT^{(3)}$
DC61b	12	20	μA	+85°C	2.8	
DC61c	13	25	μA	+125°C		

TABLE 27-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off,

3: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

4: These currents are measured on the device containing the most memory in this family.

TABLE 27-8:	DC CHARACTERISTICS: DQZE CURRENT (IDOZE)
-------------	--

 \land

DC CHARACTERISTICS				d Operating (otherwise sta g temperatur	a ted) e -40°C ⊴	≤ Ta ≤ +8	3.6V 85°C for Industrial 25°C for Extended
Parameter No.	Typical	Max	Doze Ratio	Units		Con	ditions
DC73a	1 VI	35	1:2	mA			
DC73f	\\\{1	30	1:64	mA	-40°C	3.3V	40 MIPS
DC73g <	2 \ 11	30	1:128	mA			
DC70a	→ <u>1</u> 1	50	1:2	mA			40 MIPS
DCTQT	11	30	1:64	mA	+25°C	3.3V	
(De20g)	11	30	1:128	mA			
DC7/ta	12	50	1:2	mA			
DC71f	12	30	1:64	mA	+85°C	3.3V	40 MIPS
DČ71g	12	30	1:128	mA			
DC72a	12	50	1:2	mA			
DC72f	12	30	1:64	mA	+125°C	3.3V	35 MIPS
DC72g	12	30	1:128	mA			

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated.

DC CHARACTERISTICS				$\begin{array}{c} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
	VIL	Input Low Voltage					$\bigwedge \bigvee$		
DI10		I/O pins	Vss	—	0.2 VDD	٧	\searrow		
DI15		MCLR	Vss	_	0.2 VDD	_v ∖	\bigtriangledown		
DI16		OSC1 (XT mode)	Vss	_	0.2 VDD	$\langle \psi \rangle$	\backslash		
DI17		OSC1 (HS mode)	Vss	_	0.2 VpD	\mathcal{N}	\succ		
DI18		SDAx, SCLx	Vss	_	0,3 VpD	$\langle \rangle$	SMbus disabled		
DI19		SDAx, SCLx	Vss	— <	02VBD	\rightarrow	SMbus enabled		
	VIH	Input High Voltage			\mathbf{X}				
DI20		I/O pins:		$(\bigcirc$	\searrow				
		with analog functions	0.8 VDD	(\mathcal{L})) /vdd	V			
		digital-only	0.8 Yog	$^{>}$	5.5	V			
DI25		MCLR	0.8 VDD	$\langle -$	Vdd	V			
DI26		OSC1 (XT mode)	90 <u>7 (</u> 10	\sim _	Vdd	V			
DI27		OSC1 (HS mode)	O.Z ADD	—	Vdd	V			
DI28		SDAx, SCLx	Q.XVDD	—	Vdd	V	SMbus disabled		
DI29		SDAx, SCLx	0.8 VDD	—	Vdd	V	SMbus enabled		
	ICNPU	CNx Pull-up Current							
DI30			50	250	400	μA	VDD = 3.3V, VPIN = VSS		
	lı∟	Input Leakage (Current ⁽²⁾⁽³⁾							
DI50		I/O ports	_	—	±2	μA	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &P{\sf in} \mbox{ at high-impedance } \end{split}$		
DI51		Analog Input Pins	_	_	±1	μA	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \ \text{Pin at} \\ \text{high-impedance}, \\ 40^\circ C \leq \ TA \leq +85^\circ C \end{array}$		
DI51a		Analog Input Pins	_	_	±2	μA	Analog pins shared with external reference pins, $40^{\circ}C \le TA \le +85^{\circ}C$		
DI51b	$\langle \rangle$	Analog Input Pins	_	—	±3.5	μA	$Vss \le VPIN \le VDD$, Pin at high-impedance, -40°C \le TA \le +125°C		
DI516		Analog Input Pins		—	±8	μA	Analog pins shared with external reference pins, $-40^{\circ}C \le TA \le +125^{\circ}C$		
DI55		MCLR	—	—	±2	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$		
DI56		OSC1	_	—	±2	μA	$\label{eq:VSS} \begin{split} &V\text{SS} \leq V\text{PIN} \leq V\text{DD}, \\ &X\text{T and HS modes} \end{split}$		

TABLE 27-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

DC CHARACTERISTICS			Standard (unless o Operating	therwise	e stated) 40°C ≤	3.0V to 3.6V TA \leq +85°C for Industrial TA \leq +125°C for Extended
Param No.	Symbol Characteristic			Тур	Max	Units	Conditions
	Vol	Output Low Voltage					$\frown \land \land \lor$
DO10		I/O ports	_		0.4	V	lot = 2 mA, VDD = 3.3V
DO16		OSC2/CLKO	_		0.4	V_	IQL = 2 mA, VDD = 3.3V
	Voh	Output High Voltage					
DO20		I/O ports	2.40		— «	/W/	10H = -2.3 mA, VDD = 3.3V
DO26		OSC2/CLKO	2.41	_		N	ИОН = -1.3 mA, VDD = 3.3V

TABLE 27-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

TABLE 27-11: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS			Standard Opera (unless otherwi Operating temp	ise š	tate	ď) -40°C ⊴	≤ Ta ≤ +	85°C for	Industrial Extended
Param No.	Symbol	Characteristic			ו ⁽¹⁾	Тур	Max ⁽¹⁾	Units	Conditions
BO10	VBOR	BOR Event on VDD transition high-to-low BOR event is tied to VDD core voltage decrease			40	_	2.55	V	

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

	ABLE 27-12: DC CHARACTERISTICS: PROGRAM MEMORY											
DC CHA	Standa (unless Operati	s: 3.0V to 3.6V ≤ Ta ≤ +85°C for Industrial ≤ Ta ≤ +125°C for Extended										
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions					
		Program Flash Memory										
D130a	Eр	Cell Endurance	10,000	—	—	E/W	-40°C to +125°C					
D131	Vpr	VDD for Read	VMIN	_	3.6	V (Vмм = Minimum operating Voltage					
D132B	VPEW	VDD for Self-Timed Write	VMIN	_	3.6	X	With = Minimum operating					
D134	TRETD	Characteristic Retention	20	_		Year	Provided no other specifications Pare violated					
D135	IDDP	Supply Current during Programming	-	10	\bigcirc	mA						
D136	Trw	Row Write Time	—	1.6	\searrow	ms						
D137	TPE	Page Erase Time	-	20⁄)	ms						
D138	Tww	Word Write Cycle Time	20 <	$\langle - \langle \rangle$	40	μS						

TABLE 27-12: DC CHARACTERISTICS: PROGRAM MEMORY

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

TABLE 27-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Operating Conditions: -40°C < TA < +85°C (unless otherwise stated)										
Param No.	Symbol	Characteristics	Min	Тур	Max	Units	Comments			
	Cefc	External Filter Capacitor Value	1	10	_	μF	Capacitor must be low series resistance (< 5 Ohms)			

27.2 AC Characteristics and Timing Parameters

 $\langle \rangle$

This section defines PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 AC characteristics and timing parameters.

TABLE 27-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

AC CHARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le Ta \le +85^{\circ}C$ for Extended $-40^{\circ}C \le Ta \le +125^{\circ}C$ for ExtendedOperating voltage VDD range as described in Section 27.0 "ElectricalCharacteristics".

FIGURE 27-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 27-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
DO50	Cosc2	OSC2/SOSC2 pin	_	_	15	pF	In XT and HS modes when external clock is used to drive OSC1
DO56	¢iq)	All I/O pins and OSC2	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx	—	—	400	pF	In l ² C™ mode
7/							




TABLE 27-16: EXTERNAL CLOCK TIMING REQUIREMENTS /

АС СНА	PACTER		Standard Ope (unless other					
	RACIE		Operating tern	perature	$2^{40^{\circ}C} \le TA \le +85^{\circ}C$ for Industrial -40°C ≤ TA ≤ +125°C for Extended			
Param No.	Symb	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions	
OS10	FIN	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)		—	40	MHz	EC	
		Oscillator Crystal Frequency	3.5 10		10 40 33	MHz MHz kHz	XT HS SOSC	
OS20	Tosc	Tosc = 1/Fosc	12.5		DC	ns		
OS25	Тсү	Instruction Cycle (ime ⁽²⁾)	25		DC	ns		
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.375 x Tosc	—	0.625 x Tosc	ns	EC	
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Those	—	_	20	ns	EC	
OS40	TckR	CLKQ Rise Time ⁽³⁾		5.2	—	ns		
OS41	TckF	CLKO Fall Time ⁽³⁾		5.2	—	ns		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Instruction cycle period (Tcr) equals two times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the

* max." cycle time limit is "DC" (no clock) for all devices.

3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.

TADLE	ABLE 27-17. PLE CLOCK HIMING SPECIFICATIONS (VDD = 3.0V TO 3.0V)											
AC CHARACTERISTICS				$\begin{array}{llllllllllllllllllllllllllllllllllll$								
Param No. Symbol Characteris			tic	Min	Typ ⁽¹⁾	Max	Units	Conditions				
OS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range		0.8		8	MHz	ECRLL, HSRLL, XTPLL modes				
OS51	Fsys	On-Chip VCO System Frequency		100	—	200	MHX					
OS52	TLOCK	PLL Start-up Time (Lock Time)		0.9	1.5	3.1	ms	\searrow				
OS53	DCLK	CLKO Stability (Jitter	.)	-3	0.5	3	200	Measured over 100 ms period				

TABLE 27-17: PLL CLOCK TIMING SPECIFICATIONS (VDD = 3.0V TO 3.6V)

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 27-18: AC CHARACTERISTICS: INTERNAL RC ACCURACY

АС СНА	RACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended								
Param No.	Characteristic	Min	Min Typ Max Units Conditions								
-	Internal FRC Accuracy @	0 7.3728	MHz ^(1,2)								
F20	FRC	2^2	$\bigvee \neq$	+2	%	$-40^{\circ}C \le TA \le +85^{\circ}C \qquad VDD = 3.0-3.6V$					
	FRC (-5) $-+5$ $\%$ $-40^{\circ}C \le TA \le +125^{\circ}C$ VDD = 3.0-3.6V										

Note 1: Frequency calibrated at 25°C and 3.3V. TUN bits can be used to compensate for temperature drift.
2: FRC is set to initial frequency of 7.37 MHz (±2%) at 25°C.

TABLE 27-19: INTERNAL RC ACCURACY

AC CHARACTERISTICSStandard Operating Conditions: 3.0V to 3.6V (unless otherwise state Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended										
Param Characteristic	Min	Тур	Max	ax Units Conditions						
LPRC @ 32.768 kHz ⁽¹⁾										
F21 PRC	-20	±6	+20	%	$-40^\circ C \le T A \le +85^\circ C$	VDD = 3.0-3.6V				
LPRC	-70	_	+70	%	$-40^\circ C \leq TA \leq +125^\circ C$	VDD = 3.0-3.6V				

Note 1: Change of LPRC frequency as VDD changes.




TABLE 27-20: I/O TIMING REQUIREMENTS

AC CHAR	ACTERISTI	20	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Characteri	Min	Typ ⁽¹⁾	Max	Units	Conditions		
DO31	TioR	Port Output Rise Time		_	10	25	ns		
DO32	TIOF	Port Output Fall Time		_	10	25	ns	—	
DI35	TINP	INTx Pin High or Low	Time (output)	20	_	_	ns		
DI40	Trbp	CNx High or Low Time	e (input)	2	_		Тсү	—	

Note 1: Data in "Typ" column is at 3.3V, 25 °C unless otherwise stated.




FIGURE 27-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP

TABLE 27-21: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER TIMING REQUIREMENTS

АС СНА	RACTER	ISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions			
SY10	TMCL	MCLR Pulse Width (low)	2	_		μ s	-40°C to +85°C			
SY11	Tpwrt	Power-up Timer Period		2 4 8 16 32 64 128		m	246℃ to +85°C User programmable			
SY12	TPOR	Power-on Reset Delay	3	10	30	μS	-40°C to +85°C			
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	0.68	0.72	1.2	μS				
SY20	Twdt1	Watchdog Timer Time-out Period (No Prescaler)	1.7	2.1	2.6	ms	VDD = 3V, -40°C to +85°C			
SY30	Tost	Oscillator Start-up Timer Period	11	1024 Tosc	_	_	Tosc = OSC1 period			
SY35	TFSCM	Fail-Safe Clock Monitor Delay	\searrow	500	900	μS	-40°C to +85°C			

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.




TABLE 27-22: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS⁽¹⁾

АС СНА	RACTERIST	ICS	((unless	rd Operating otherwise sta ng temperatur	ated) e -40°	C ≤ Ta ≤	+85°C	for Industrial for Extended
Param No.	Symbol	Charact	eristic	11	Min		Max	Units	Conditions
TA10	Т⊤хН	TxCK High Time	Synchrono no presca		0.5 Tcy + 20	—	—	ns	Must also meet parameter TA15
			Synchrono with presc	ous, caler	10	—	_	ns	
			Asynchror	nous	10	—	_	ns	
TA11	T⊤xL	TxCK Low Time	Synchrono no presca		0.5 Tcy + 20	_	_	ns	Must also meet parameter TA15
			Synchrono with presc		10	_	—	ns	
	~		Asynchror	nous	10	_	_	ns	
TA15	ТтхР	TXCK Input Period	Synchrono no presca		Tcy + 40	_	_	ns	
~	\bigcirc		Synchrono with presc		Greater of: 20 ns or (TcY + 40)/N	—	—		N = prescale value (1, 8, 64, 256)
			Asynchror	nous	20	_	—	ns	
OS60	Ftl	SOSC1/T1CK Osci frequency Range (c by setting bit TCS (oscillator enabled		DC	_	50	kHz	
TA20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		ick	0.5 TCY		1.5 TCY		

Note 1: Timer1 is a Type A.

AC CHARACTERISTICS					Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Charact	eristic		Min	Тур	Max	Units	Conditions	
TB10	TtxH	TxCK High Time	Synchro no preso		0.5 TCY + 20			ns	Must also meet parameter TB15	
			Synchro with pres		10		\sim) AS		
TB11	TtxL	TxCK Low Time	Synchro no preso		0.5 TCY + 20		$\langle \rangle$	∕∕ ns	Must also meet parameter TB15	
			Synchro with pres		10		\searrow	ns		
TB15	TtxP	TxCK Input Period	Synchro no preso		Tcy + 40	\searrow	—	ns	N = prescale value	
			Synchro with pres		Greater of: 20 ns or (TCY + 40)/N				(1, 8, 64, 256)	
TB20	TCKEXT- MRL	Delay from Externa Edge to Timer Incr			0.5 TCY	_	1.5 TCY	—		

TABLE 27-23: TIMER2 AND TIMER4 EXTERNAL CLOCK TIMING REQUIREMENTS

TABLE 27-24: TIMER3 AND TIMER5 EXTERNAL CLOCK TIMING REQUIREMENTS

АС СНА	RACTERIST		(unless	Standard Operating Conditions: 3.0V to 3.6Vunless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Param No.	Symbol	Characte	eristic	Min	Тур	Мах	Units	Conditions
TC10	TtxH	TxCK High Time	Synchronous	0.5 TCY + 20			ns	Must also meet parameter TC15
TC11	TtxL	TxCK Low Time	Synchronous	0.5 TCY + 20	_		ns	Must also meet parameter TC15
TC15 ,	TtxP	TxCK Input Period	Synchronous, no prescaler	Tcy + 40	_		ns	N = prescale value
			Synchronous, with prescaler	Greater of: 20 ns or (TCY + 40)/N				(1, 8, 64, 256)
TC20 V	TCKEXTMRL	Delay from Externa Edge to Timer Incre		0.5 TCY		1.5 Тсү	—	

FIGURE 27-6: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS

AC CHARACTERISTICS Param a character of the state of the

No.	Symbol	Characte	ristic ⁽¹⁾	Min	Max	Units	Conditions
IC10	TccL	ICx Input Low Time	No Prescaler	0.5 TCY + 20	—	ns	
			With Prescaler	10	—	ns	
IC11	TccH	ICx Input High Time	No Prescaler	0.5 Tcy + 20	—	ns	
			With Prescaler	10	—	ns	
IC15	TccP	ICx Input Period	\bigwedge	(Tcy + 40)/N	_	ns	N = prescale value (1, 4, 16)

Note 1: These parameters are characterized bot not tested in manufacturing.

FIGURE 27-7: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




TABLE 27-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Мах	Units	Conditions		
OC10	TccF	OCx Output Fall Time	—	_	—	ns	See parameter D032		
OC11	TccR	OCx Output Rise Time	— — — ns See parameter D031						




TABLE 27-27: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

AC CHAF	RACTERIS	(unless	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Conditions				
OC15	Tfd	Fault Input to PWM I/O Change		> -	50	ns	—	
OC20	TFLT	Fault Input Pulse Width	50	—	—	ns	—	




TABLE 27-28: S	PIX MASTER MODE	(CKE = 0), T	MING REQUIREMENTS
----------------	-----------------	--------------	-------------------

АС СНА	ARACTERIST	TICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions	
SP10	TscL	SCKx Qutput Low Time	Tcy/2	_	_	ns	See Note 3	
SP11	TscH	SCKx Output High Time	Tcy/2	_	_	ns	See Note 3	
SP20	TscF	SCKX Output Fall Time	—	_	_	ns	See parameter D032 and Note 4	
SP21	TscR	SCKx Output Rise Time	—	_	_	ns	See parameter D031 and Note 4	
SP30	TOOF	SDOx Data Output Fall Time	—	—		ns	See parameter D032 and Note 4	
SP31	TOOR	SDOx Data Output Rise Time	—	_	_	ns	See parameter D031 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	_	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	23	_		ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	_	ns	—	

- 2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.
- **3:** The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.
- **4:** Assumes 50 pF load on all SPIx pins.




TABLE 27-29: SPIX MODULE MASTER MODE (C) E = 1) TIMING REQUIREMENTS

АС СНА	RACTERIST	ncs	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions	
SP10	TscL	SCKx Output Low Time ⁽³⁾	Tcy/2	_	_	ns	—	
SP11	TscH	SCKx Output High Time ⁽³⁾	TCY/2	_		ns	—	
SP20	TscF 🔨	SCKx Output Fall Time ⁽⁴⁾		_	_	ns	See parameter D032	
SP21	TscR	SCKx Output Rise Time ⁽⁴⁾		—	—	ns	See parameter D031	
SP30	TdoF	SDOx Data Output Fall Time ⁽⁴⁾	_	—	_	ns	See parameter D032	
SP31 〈	TdoR	SDOx Data Output Rise Time ⁽⁴⁾	_	—	_	ns	See parameter D031	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns	—	
SP36 🗸	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	23	—	_	ns	_	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_		ns		

- 2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.
- **3:** The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.







FIGURE 27-11: SPIX MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS

AC CHARACTERISTICS (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for $-40^{\circ}C \le TA \le +125^{\circ}C$ for $-40^{\circ}C \le -125^{\circ}C$ for $-40^{\circ}C \le -125^{\circ}C$ for $-125^{\circ}C \le -125^{\circ}C$ for							
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Мах	Units	Conditions
SP70	TscL	SCKx Input Low, Time	30			ns	—
SP71	TscH	SCKx Input High Time	30	—		ns	—
SP72	TscF	SCKx Input Fall Time ⁽³⁾	—	10	25	ns	—
SP73	TscR	SCKx Input Rise Time ⁽³⁾	—	10	25	ns	—
SP30	TdoF	SDOX Data Output Fall Time ⁽³⁾	—	—		ns	See parameter D032
SP31	TdoR	SØOx Data Output Rise Time ⁽³⁾	—	—		ns	See parameter D031
SP35	TSCH2doV, TSCL2doV	SDOx Data Output Valid after SCKx Edge	—	_	30	ns	_
SP40	TdiV2scH, ∕TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	_	_	ns	_
SP41 \	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	_	_	ns	_
SP50	TssL2scH, TssL2scL	$\overline{\text{SSx}} \downarrow$ to SCKx \uparrow or SCKx Input	120	—	_	ns	_
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽³⁾	10	—	50	ns	—
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 Tcy +40	_	_	ns	_

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: Assumes 50 pF load on all SPIx pins.



АС СНА	RACTERIS	TICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions	
SP70	TscL	SCKx Input Low Time	30	_		ns	$\land \lor$ –	
SP71	TscH	SCKx Input High Time	30	_	_	AS_	>> −	
SP72	TscF	SCKx Input Fall Time ⁽³⁾	_	10	25	13	> _	
SP73	TscR	SCKx Input Rise Time ⁽³⁾	_	10	25	hs	—	
SP30	TdoF	SDOx Data Output Fall Time ⁽³⁾	—	—	$\langle \mathcal{Y} \rangle$	nš	See parameter D032	
SP31	TdoR	SDOx Data Output Rise Time ⁽³⁾	—		Ì	∕ ns	See parameter D031	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	\searrow	30	ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	\sum	> _	ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge		2	_	ns	—	
SP50	TssL2scH, TssL2scL	$\frac{\overline{SSx}}{Input} \downarrow \text{ to SCKx} \downarrow \text{ or SCKx} \uparrow$	120	—	_	ns	_	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	—	50	ns	_	
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	1.5 Tcy + 40	—	_	ns	_	
SP60	TssL2doV	SDOx Data Output Valid after	—	_	50	ns	—	


TABLE 27-31: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.


2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.







AC CHA	RACTER	ISTICS		Standard Operatin (unless otherwise Operating tempera	stated) iture -40)°C ≤ Ta ≤	✓ to 3.6V ≤ +85°C for Industrial +125°C for Extended
Param No.	Symbol	Charac	teristic Min ⁽¹⁾		Мах	Units	Conditions
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 1)	_	μs	\sim –
			400 kHz mode	Tcy/2 (BRG + 1)	_	μs	_
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μs	\sim –
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 1)	<	(µ s)	—
			400 kHz mode	Tcy/2 (BRG + 1)		AMS	_
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		μs	_
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	<	/300->	ns	CB is specified to be
		Fall Time	400 kHz mode	20 + 0.1 CB	300	ns	from 10 to 400 pF
			1 MHz mode ⁽²⁾	-()	Yoo	ns	•
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	$\rightarrow \bigcirc$	1000	ns	CB is specified to be
		Rise Time	400 kHz mode	20+01 CB	300	ns	from 10 to 400 pF
			1 MHz mode ⁽²⁾	$\overline{\lambda}$	300	ns	
IM25	TSU:DAT	Data Input	100 kHz mode	250		ns	_
		Setup Time	400 kHz mode	100		ns	
			1 MHz mode ⁽²⁾	40		ns	
IM26	THD:DAT	Data Input	100 KHz mode	0		μS	_
		Hold Time	400 kHz mođe	0	0.9	μS	
		(1-MHz mode ⁽²⁾	0.2		μS	
IM30	TSU:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)		μS	Only relevant for
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)		μS	Repeated Start
			> MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		μS	condition
IM31	THD:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	μS	After this period the
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)		μS	first clock pulse is
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		μS	generated
IM33	TSU:STO	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)		μS	_
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)		μS	
	()		1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		μS	
IM34	THD.STO	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)		ns	_
7/		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	_	ns	
	K		1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		ns	
IM40	TAA:SCL	Output Valid	100 kHz mode	—	3500	ns	—
		From Clock	400 kHz mode		1000	ns	—
			1 MHz mode ⁽²⁾		400	ns	_
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μS	Time the bus must be
-			400 kHz mode	1.3		μS	free before a new
			1 MHz mode ⁽²⁾	0.5		μS	transmission can start
IM50	Св	Bus Capacitive L			400	pF	

TABLE 27-32: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

Note 1: BRG is the value of the I²C Baud Rate Generator. Refer to Section 19. "Inter-Integrated Circuit (I²C[™])" in the "*PIC24H Family Reference Manual*". Please see the Microchip website (www.microchip.com) for the latest PIC24H Family Reference Manual chapters.

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).




TABLE 2	27-33: I2	2Cx BUS DATA 1					ns: 3.0V to 3.6V ~	
АС СНА	RACTER	STICS		(unless other Operating ten	rwise sta	ated) e -40°C	The second seco	
Param.	Symbol	Charact	Min	Max	Units	Conditions		
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7		μS	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	1.3	—	μs	Device must operate at a	
			1 MHz mode ⁽¹⁾	0.5	_	μs		
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	-<	, te	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	0.6	\mathcal{O}	h's	Device must operate at a minimum of 10 MHz	
			1 MHz mode ⁽¹⁾	0.5	$\langle \rangle \rangle$	μS	_	
IS20	TF:SCL	SDAx and SCLx	100 kHz mode	_(()300	ns	CB is specified to be from	
		Fall Time	400 kHz mode	20/+/0.1 CB	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	\mathbf{X}	100	ns		
IS21	TR:SCL	SDAx and SCLx	100 kHz mode	$\langle \rangle \not$	1000	ns	CB is specified to be from	
		Rise Time	400 kHz mode 🤜	20 + 0.1 CB	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	> –	300	ns		
IS25	TSU:DAT	Data Input	100 kHz mode	> 250	_	ns	—	
		Setup Time	400 kHz mode	100	—	ns		
			1 MHz mode ⁽¹⁾	100	_	ns		
IS26	THD:DAT	Data Input	100 kHz mode	0	_	μS	—	
		Hold Time	400 kHz mode	0	0.9	μS		
			1 MHz mode ⁽¹⁾	0	0.3	μS		
IS30	TSU:STA	Start Condition	100 kHz mode	4.7	_	μS	Only relevant for Repeated	
		Setup Time	400 kHz mode	0.6	_	μS	Start condition	
		$\wedge \vee \sim$	1 MHz mode ⁽¹⁾	0.25	_	μS		
IS31	THD:STA		100 kHz mode	4.0	_	μS	After this period, the first	
		Hold Time	400 kHz mode	0.6	_	μS	clock pulse is generated	
<	$\langle \rangle$	~	1 MHz mode ⁽¹⁾	0.25	—	μS		
IS33	TSU:STO	Stop Condition	100 kHz mode	4.7	_	μS	_	
$\langle \rangle$	\sim	Setup Time	400 kHz mode	0.6	—	μs		
	\sim		1 MHz mode ⁽¹⁾	0.6	_	μS		
IS34 🗸	THD:ST	Stop Condition	100 kHz mode	4000	—	ns	—	
	0	Hold Time	400 kHz mode	600	—	ns		
			1 MHz mode ⁽¹⁾	250		ns		
IS40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns	_	
		From Clock	400 kHz mode	0	1000	ns		
			1 MHz mode ⁽¹⁾	0	350	ns		
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μS	Time the bus must be free	
			400 kHz mode	1.3	—	μS	before a new transmission	
			1 MHz mode ⁽¹⁾	0.5	—	μS	can start	
IS50	Св	Bus Capacitive Lo	ading	_	400	pF	—	

TABLE 27-33: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).




FIGURE 27-17: ECAN™ MODULE I/O TIMING CHARACTERISTICS

TABLE 27-34: ECAN™ MODULE I/O TIMING REQUIREMENTS

				Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No. Symbol Characteristic ⁽¹⁾		Min	Typ ⁽²⁾	Max	Units	Conditions			
CA10	TioF	Port Output Fall Time		—	_	ns	See parameter D032		
CA11	TioR	Port Output Rise Time	$\langle - \rangle$	> —	Ι	ns	See parameter D031		
CA20	Tcwf	Pulse Width to Trigger CAN Wake-up Filter	120			ns	_		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3 1/, 25°, unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 27-35: ADC MODULE SPECIFICATIONS

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$									
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions					
	Device Supply											
AD01	AVDD	Module VDD Supply	Greater of VDD – 0.3 or 3.0	—	Lesser of VDD + 0.3 or 3.6	\sim	-					
AD02	AVss	Module Vss Supply	Vss – 0.3	—	Vss + 0,3	N/	V –					
			Reference	Inputs		\bigcirc	V					
AD05	VREFH	Reference Voltage High	AVss + 2.7	_	AYOD)	\searrow	See Note 1					
AD05a			3.0	-	3.6	V	Vrefh = AVdd Vrefl = AVss = 0					
AD06	Vrefl	Reference Voltage Low	AVss	-+(AV00 - 2.7	V	See Note 1					
AD06a			0	$\overline{2}$	0	V	Vrefh = AVdd Vrefl = AVss = 0					
AD07	VREF	Absolute Reference Voltage	2.7	$\langle \rangle$	3.6	V	VREF = VREFH - VREFL					
AD08	IREF	Current Drain		¥00	550 10	μΑ μΑ	ADC operating ADC off					
			Analog I	nput								
AD12	Vinh	Input Voltage Range VINH	VINL	_	Vrefh	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), positive input					
AD13	VINL	Input Voltage Range Viv	Vrefl	—	AVss + 1V	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), negative input					
AD17	Rin	Recommended Impedance	_	_	200 200	Ω Ω	10-bit ADC 12-bit ADC					

			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature-40°C \leq TA \leq +85°C for Industrial -40°C \leq TA \leq +125°C for Extended						
		ADC Accuracy (12-bit Mode) – Meas	uremen	ts with e	xternal	VREF+/VREF-		
AD20a	Nr	Resolution	1:	2 data bi	its	bits	\sim		
AD21a	INL	Integral Nonlinearity	-2		+2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD22a	DNL	Differential Nonlinearity	>-1		<1	LSD	AVDD = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD23a	Gerr	Gain Error	1.25	1.5	3		VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD24a	EOFF	Offset Error	1.25	1.52	2	LSP	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V		
AD25a	—	Monotonicity		\land	\square	—	Guaranteed		
		ADC Accuracy (12-bit Mode	e) – Meas	uremen	ts with in	nternal V	VREF+/VREF-		
AD20a	Nr	Resolution	$\langle \mathbf{x} \rangle$	2 data bi	its	bits			
AD21a	INL	Integral Nonlinearity	<- <u>2</u>	\rightarrow	+2	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD22a	DNL	Differential Nonlinearity	<u>>-4</u>		<1	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD23a	Gerr	Gain Error	$\langle 2 \rangle^{\vee}$	3	7	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD24a	EOFF	Offset Error	2 [°]	3	5	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD25a	—	Monotonicity	$\rangle -$	_	—	—	Guaranteed		
		Dynamie	Performa	nce (12	-bit Mode	e)			
AD30a	THD	Total Harmonic Distortion	-77	-69	-61	dB	—		
AD31a	SINAD	Signal to Noise and Distortion	59	63	64	dB	_		
AD32a	SFDR	Spurious Free Dynamic	63	72	74	dB	_		
AD33a	Fnyq	Input Signal Bandwidth	—		250	kHz	—		
AD34a	ENOR	Effective Number of Bits	10.95	11.1	_	bits			

TABLE 27-36: ADC MODULE SPECIFICATIONS (12-BIT MODE)



E

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min.	Min. Typ Max. Unit		Units	Conditions		
		ADC Accuracy (10-bit Mode	e) – Meas	uremen	ts with e	xternal	VREF+/VREF-		
AD20b	Nr	Resolution	1	0 data bi	ts	bits	\sim		
AD21b	INL	Integral Nonlinearity	-1.5		+1.5	LSb	VINL AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD22b	DNL	Differential Nonlinearity	>-1		<1	LSD	Vin⊾ = AVss = VrefL = 0V, AVDD = VrefH = 3.6V		
AD23b	Gerr	Gain Error	1	3			VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD24b	EOFF	Offset Error	1	2	5	LSP	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD25b	—	Monotonicity	—	\land		_	Guaranteed		
		ADC Accuracy (10-bit Mode	e) – Meas	uremen	ts with ir	nternal	VREF+/VREF-		
AD20b	Nr	Resolution	$\langle \cdot \rangle$	Q data bi	ts	bits			
AD21b	INL	Integral Nonlinearity	(-1	<i>`</i> حَ	+1	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD22b	DNL	Differential Nonlinearity	<u>>-4</u>		<1	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD23b	Gerr	Gain Error	\searrow	5	6	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD24b	EOFF	Offset Error	1	2	3	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD25b	—	Monotonicity	\triangleright –	—	—	—	Guaranteed		
		Dynamie	Performa	nce (10	-bit Mode	e)			
AD30b	THD	Total Harmonic Distortion	—	-64	-67	dB	_		
AD31b	SINAD	Signal to Noise and Distortion	—	57	58	dB	—		
AD32b	SFDR	Spurious Free Dynamic Range		60	62	dB	_		
AD33b	Fnyq	Input Signal Bandwidth	—		550	kHz			
AD34b	ENOR	Effective Number of Bits	9.1	9.7	9.8	bits	—		

TABLE 27-37: ADC MODULE SPECIFICATIONS (10-BIT MODE)

-






TABLE 27-38: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Symbol Characteristic		Тур ⁽²⁾	Max.	Units	Conditions		
		Clock	Paramete	ers ⁽¹⁾					
AD50	TAD	APO Clock Period	117.6	_	_	ns			
AD51	trc	ADC Internal RC Oscillator Period	-	250		ns			
	$\langle \langle \rangle \rangle$	Cor	version R	ate					
AD55	tconv	Conversion Time	_	14 Tad		ns			
AD56	FCNV	Throughput Rate	_	_	500	Ksps			
AD57	TSAMP	Sample Time	3 Tad	—		_			
	/	Timir	ng Parame	eters					
AD60	tPCS	Conversion Start from Sample Trigger ⁽²⁾	2 Tad		3 Tad		Auto convert trigger not selected		
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽²⁾	2 Tad	—	3 Tad	_	—		
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾	—	0.5 Tad	_	_	_		
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ⁽²⁾	_	20		μS	_		

Note 1: Because the sample caps eventually loses charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.







AC CH/	AC CHARACTERISTICS			$\begin{array}{c} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min.	Typ ⁽¹⁾	Max.	Units	Conditions		
		Cloc	k Parame	ters			$\langle \rangle$		
AD50	Tad	ADC Clock Period	76		_	ps			
AD51	tRC	ADC Internal RC Oscillator Period	_	250	_	ns	\geq		
Conversion Rate									
AD55	tCONV	Conversion Time	—	12 Tad	$\langle \langle \rangle$	$\mathbb{N} \to \mathbb{N}$			
AD56	FCNV	Throughput Rate	—	_	1.1	Msps			
AD57	TSAMP	Sample Time	2 Tad	-/	$\bigcirc \rightarrow$	$^{>}-$			
		Timin	g Param	eters	$\tilde{\langle}$				
AD60	tPCS	Conversion Start from Sample Trigger ⁽¹⁾	2 TAD	$(\bigcirc$	3 TAD		Auto-Convert Trigger not selected		
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽¹⁾			3 Tad	_	_		
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽¹⁾	Z	0.5 TAD	—	—	—		
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ⁽¹⁾	\searrow	20	—	μS	_		

TABLE 27-39: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

2: Because the sample caps eventually loses charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

TABLE 27-40: COMPARATOR TIMING SPECIFICATIONS

				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions			
300	TRESP	Response Time ^(1,2)		150	400	ns				
301	TMC20V	Comparator Mode Change to Output Valid ⁽¹⁾			10	μS				

Note V: Parameters are characterized but not tested.

Response time measured with one comparator input at (VDD - 1.5)/2, while the other input transitions from Vss to VDD.

TABLE 27-41: COMPARATOR MODULE SPECIFICATIONS

			$\begin{array}{c} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Indus} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Exterm} \end{array}$				
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions
D300	VIOFF	Input Offset Voltage ⁽¹⁾		±10	—	10W	$\langle \cdot \rangle$
D301	VICM	Input Common Mode Voltage ⁽¹⁾	0	—	AVDD-1.5V	∇	
D302	CMRR	Common Mode Rejection Ratio ⁽¹⁾	-54	—		dB	

Note 1: Parameters are characterized but not tested.

TABLE 27-42: COMPARATOR REFERENCE VOLTAGE SETTING TIME SPECIFICATIONS

Param a character				$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
No. Symbol Characteristic Min. Iyp Max. Units Condition		Symbol		Characteristic	$\langle \langle \rangle$	Min.	Тур	Max.	Units	Conditions
VR310 TSET Settling Time ⁽¹⁾ – – 10 µs	√R310	TSET	VR310	Settling Time ⁽¹⁾	$\langle \rangle$	\searrow –	_	10	μS	

Note 1: Setting time measured while CVRR = 1 and CVR3:CVR0 bits transition from '0000' to '1111'.

TABLE 27-43: COMPARATOR REFERENCE VOLTAGE SPECIFICATIONS

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions	
VRD310	CVRES	Resolution	CVRSRC/24	_	CVRSRC/32	LSb		
VRD311	CVRAA	Absolute Accuracy	—		0.5	LSb		
VRD312	CVRUR	Unit Resistor Value (R)	_	2k		Ω		




FIGURE 27-21: PARALLEL SLAVE PORT TIMING DIAGRAM

TABLE 27-44: SETTING TIME SPECIFICATIONS

			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industria $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions	
PS1	TdtV2wrH	Data in Valid before WR or CS Inactive (setup time)	20	-	_	ns		
PS2	TwrH2dtl	WR or CS Inactive to Data-In Invalid (hold time)	20	-	—	ns		
PS3	TrdL2dtV	RD and CS to Active Data-Out	_	_	80	ns		
PS4 <	TrdHzdN	RD Active or CS Inactive to Data-Out Invalid	10	—	30	ns		




TABLE 27-45: PARALLEL MASTER PORT READ TIMING REQUIREMENTS

АС СНА	RACTERISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industr} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extend} \end{array}$				
Param No.	Characteristic	Min.	Тур	Max.	Units	Conditions
PM1	PMALL/PMALH Pulse Width	—	0.5 TCY	_	ns	
PM2	Address Out Valid to PMALL/PMALH Invalid (address setup time)	—	0.75 TCY	—	ns	
PM3	PMALE/RMALH Invalid to Address Out Invalid (address hold time)	—	0.25 TCY	_	ns	
PM5	PMRD Pulse Width	_	0.5 TCY		ns	
PM6	PMRD or PMENB Active to Data In Valid (data setup time)	—	—	—	ns	
PM7	PMRD or PMENB Inactive to Data In Invalid (data hold time)	—	—	_	ns	




TABLE 27-46: PARALLEL MASTER PORT WRITE TIMING REQUIREMENTS


АС СНА	ARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industria $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Characteristic	Min.	Тур	Max.	Units	Conditions	
PM11	PMWR Pulse Width		0.5 TCY		ns		
PM12	Data Out Valid before RMWR or PMENB goes Inactive (data setup time)	—	—	—	ns		
PM13	PMWR or PMEMB Invalid to Data Out Invalid (data hold time)	—	—	_	ns		
PM16	PMCSx Pulse Width	Тсү - 5	—	_	ns		

NOTES:

-

28.0 PACKAGING INFORMATION


28-Lead SPDIP



28-Lead SOIC (.300")




28-Lead QFN-S



44-Lead QFN



44-Lead TQFP



Example



Example



Example




Example

XXXX XXXX XXXX		MICROCHIP PIC 24HJ32GP304 -I/PT (e3) 0730235						
Legend	: XXX Y YY WW NNN @3 *	ustomer-specific information ear code (last digit of calendar year) ear code (last 2 digits of calendar year) /eek code (week of January 1 is week '01') phanumeric traceability code p-free JEDEC designator for Matte Tin (Sn) his package is Pb-free. The Pb-free JEDEC designator (@3) an be found on the outer packaging for this package.						
Note:		licrochip part number cannot be marked on one line, it is carried over to the next miting the number of available characters for customer-specific information.						

28.1 Package Details

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES			
	Dimension Limits	MIN	NOM	MAX		
Number of Pins	N		28			
Pitch	е		.100 BSC			
Top to Seating Plane	А	-	200			
Molded Package Thickness	A2	.120	.135	.150		
Base to Seating Plane	A1	.015	-	-		
Shoulder to Shoulder Width	E	.290	.310	.335		
Molded Package Width	E1	.240	.285	.295		
Overall Length	D	1.345	1.365	1.400		
Tip to Seating Plane	L	.110	.130	.150		
Lead Thickness	С	.008	.010	.015		
Upper Lead Width	b1	.040	.050	.070		
Lower Lead Width	b	.014	.018	.022		
Overall Row Spacing §	eB	_	-	.430		

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLMETERS			
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N		28		
Pitch	е	1.27 BSC			
Overall Height	А	-	-	2.65	
Molded Package Thickness	A2	2.05	_	-	
Standoff §	A1	0.10	_	0.30	
Overall Width	E	10.30 BSC			
Molded Package Width	E1	7.50 BSC			
Overall Length	D	17.90 BSC			
Chamfer (optional)	h	0.25	_	0.75	
Foot Length	L	0.40	_	1.27	
Footprint	L1		1.40 REF		
Foot Angle Top	φ	0°	_	8°	
Lead Thickness	С	0.18	-	0.33	
Lead Width	b	0.31	_	0.51	
Mold Draft Angle Top	α	5°	_	15°	
Mold Draft Angle Bottom	β	5°	_	15°	

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052B

28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS			
Dimensio	n Limits	MIN	NOM	MAX		
Number of Pins	N	28				
Pitch	е		0.65 BSC			
Overall Height	A	0.80	0.90	1.00		
Standoff	A1	0.00	0.02	0.05		
Contact Thickness	A3	0.20 REF				
Overall Width	E	6.00 BSC				
Exposed Pad Width	E2	3.65	3.70	4.70		
Overall Length	D		6.00 BSC			
Exposed Pad Length	D2	3.65	3.70	4.70		
Contact Width	b	0.23	0.38	0.43		
Contact Length	L	0.30	0.40	0.50		
Contact-to-Exposed Pad	К	0.20	-	-		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-124B

44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units MILLIMETERS		;	
Dimensio	n Limits	MIN	NOM	MAX
Number of Pins	N	44		
Pitch	е	0.65 BSC		
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Width	E	8.00 BSC		
Exposed Pad Width	E2	6.30	6.45	6.80
Overall Length	D	8.00 BSC		
Exposed Pad Length	D2	6.30	6.45	6.80
Contact Width	b	0.25	0.30	0.38
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	К	0.20	-	-

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units			MILLIMETERS	LIMETERS	
	Dimension Limits	MIN	NOM	MAX	
Number of Leads	N	44			
Lead Pitch	e	0.80 BSC			
Overall Height	A	_	_	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	_	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	φ	0°	3.5°	7°	
Overall Width	E	12.00 BSC			
Overall Length	D	12.00 BSC			
Molded Package Width	E1	10.00 BSC			
Molded Package Length	D1	10.00 BSC			
Lead Thickness	С	0.09	_	0.20	
Lead Width	b	0.30	0.37	0.45	
Mold Draft Angle Top	α	11°	12°	13°	
Mold Draft Angle Bottom	β	11°	12°	13°	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

NOTES:

-

NOTES:

-

APPENDIX A: REVISION HISTORY

Revision A (September 2007) Initial release of this document.

E

NOTES:

-

INDEX

Α	
A/D Converter	
DMA	
Initialization	
Key Features	
AC Characteristics	
Internal RC Accuracy	
Load Conditions	
ADC Module	
ADC11 Register Map	
Alternate Vector Table (AIVT)	61
Arithmetic Logic Unit (ALU)	
Assembler	
MPASM Assembler	
Automatic Clock Stretch	
Receive Mode	
Transmit Mode	

В

Block Diagrams
16-bit Timer1 Module 153
A/D Module
Connections for On-Chip Voltage Regulator
Device Clock
ECAN Module 194
Input Capture 161
Output Compare
PIC24HJ32GP302/304, PIC24HJ64GPX02/X04,
and PIC24HJ128GPX02/X04 10
PIC24HJ32GP302/304, PIC24HJ64GPX02/X04,
and PIC24HJ128GPX02/X04 CPU Core
PLL115
Reset System53
Shared Port Structure
SPI
Timer2 (16-bit) 155
Timer2/3 (32-bit)
UART
Watchdog Timer (WDT) 272

С

C Compilers	
MPLAB C18	
MPLAB C30	
Clock Switching	122
Enabling	122
Sequence	122
Code Examples	
Erasing a Program Memory Page	51
Initiating a Programming Sequence	52
Loading Write Buffers	
Port Write/Read	126
PWRSAV Instruction Syntax	123
Code Protection	,
Configuration Bits	
Configuration Register Map	267
Configuring Analog Port Pins	126
CPU	
Control Register	16
CPU Clocking System	114
PLL Configuration	115
Selection	114
Sources	114
Customer Change Notification Service	
Customer Notification Service	
Customer Support	343

D

Data Address Space	21
Alignment	21
Memory Map for PIC24HJ128GP202/204	
and PIC24HJ64GP202/204 Devices with	
8 KB RAM	23
Memory Map for PIC24HJ32GP302/304 Devices	
with 4 KB RAM	
Near Data Space	21
Software Stack	41
Width	21
DC Characteristics	290
I/O Pin Input Specifications	295
I/O Pin Output Specifications	296
Idle Current (IDOZE)	294
Idle Current (IIDLE)	293
Operating Current (IDD)	292
Power-Down Current (IPD)	294
Program Memory	297
Temperature and Voltage Specifications	291
Development Support	285
DMA Module	
DMA Register Map	31
DMAC Registers	103
DMAxCNT	103
DMAxCON	103
DMAxPAD	103
DMAxREQ	103
DMAxSTA	103
DMAxSTB	103
Doze Mode	124

Е

—	
ECAN Module	
Baud Rate Setting 1	98
CiBUFPNT1 register 2	209
CiBUFPNT2 register 2	210
CiBUFPNT3 register 2	210
CiBUFPNT4 register 2	211
CiCFG1 register 2	207
CiCFG2 register 2	208
CiCTRL1 register 2	200
CiCTRL2 register	201
CiEC register 2	207
CiFCTRL register 2	203
CiFEN1 register 2	209
CiFIFO register 2	204
CiFMSKSEL1 register 2	213
CiFMSKSEL2 register 2	214
CiINTE register 2	206
CiINTF register 2	205
CiRXFnEID register 2	213
CiRXFnSID register 2	212
CiRXFUL1 register 2	216
CiRXFUL2 register 2	216
CiRXMnEID register 2	215
CiRXMnSID register 2	215
CiRXOVF1 register 2	217
CiRXOVF2 register 2	217
CiTRmnCON register 2	218
CiVEC register	202
ECAN1 Register Map (C1CTRL1.WIN = 0 or 1)	33
ECAN1 Register Map (C1CTRL1.WIN = 0)	33
ECAN1 Register Map (C1CTRL1.WIN = 1)	34
Frame Types 1	
Message Reception 1	95

-

Message Transmission Modes of Operation Overview	195
ECAN Registers Acceptance Filter Enable Register (CiFEN1)	209
Acceptance Filter Extended Identifier Register n (CiRXFnEID)	213
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID)	
Acceptance Filter Mask Standard Identifier	
Register n (CiRXMnSID) Acceptance Filter Standard Identifier Register n	215
(CiRXFnSID)	212
Baud Rate Configuration Register 1 (CiCFG1)	
Baud Rate Configuration Register 2 (CiCFG2)	
Control Register 1 (CiCTRL1)	
Control Register 2 (CiCTRL2)	201
FIFO Control Register (CiFCTRL)	203
FIFO Status Register (CiFIFO)	204
Filter 0-3 Buffer Pointer Register (CiBUFPNT1) Filter 12-15 Buffer Pointer Register	209
(CiBUFPNT4)	211
Filter 15-8 Mask Selection Register	
(CiFMSKSEL2)	214
Filter 4-7 Buffer Pointer Register	
(CiBUFPNT2)	210
Filter 7-0 Mask Selection Register	
(CiFMSKSEL1)	
Filter 8-11 Buffer Pointer Register (CiBUFPNT3)	
Interrupt Code Register (CiVEC)	
Interrupt Enable Register (CIINTE)	
Interrupt Flag Register (CiINTF)	
Receive Buffer Full Register 1 (CiRXFUL1)	
Receive Buffer Full Register 2 (CiRXFUL2)	
Receive Buffer Overflow Register 2 (CiRXOVF2)	
Receive Overflow Register (CiRXOVF1)	
ECAN Transmit/Receive Error Count Register (CiEC) ECAN TX/RX Buffer m Control Register	207
(CiTRmnCON)	218
Electrical Characteristics	
AC	
Enhanced CAN Module	
Equations	100
A/D Conversion Clock Period	226
Device Operating Frequency	
Relationship Between Device and SPI Clock Speed	
Serial Clock Rate	
Time Quantum for Clock Generation	
UART Baud Rate with BRGH = 0	
UART Baud Rate with BRGH = 1	
Errata	
F	

Flash Program Memory	47
Control Registers	
Operations	
Programming Algorithm	51
RTSP Operation	
Table Instructions	47
Flexible Configuration	
I	
I/O Ports	
Parallel I/O (PIO)	125
Write/Read Timing	
I ² C	
Addresses	177

Baud Rate Generator	175
General Call Address Support	
Interrupts	
IPMI Support	
Master Mode Operation	
Clock Arbitration	178
Multi-Master Communication, Bus Collision	
and Bus Arbitration	178
Operating Modes	
Registers	
Slave Address Masking	177
Slope Control	
Software Controlled Clock Stretching	
(STREN = 1)	177
In-Circuit Debugger	
In-Circuit Emulation	
In-Circuit Serial Programming (ICSP)	
Infrared Support	,
Built-in IrDA Encoder and Decoder	187
External IrDA, IrDA Clock Output	
Input Capture	
Registers	
Input Change Notification	
Instruction Addressing Modes	
File Register Instructions	
Fundamental Modes Supported	
MCU Instructions	
Move and Accumulator Instructions	
Other Instructions	
Instruction Set	42
Overview	270
Summary	
Instruction-Based Power-Saving Modes	
Idle	
Sleep	
Internal RC Oscillator	123
Use with WDT	272
Internet Address	
Interrupt Control and Status Registers	
IECx	
IFSx	
IF5X INTCON1	
INTCON2IPCx	
Interrupt Setup Procedures	
Initialization	
Interrupt Disable	
Interrupt Service Routine	
Trap Service Routine	
Interrupt Vector Table (IVT)	
Interrupts Coincident with Power Save Instructions	124
J	

-	
JTAG Boundary Scan Interface	
JTAG Interface	273

Μ

Memory Organization	19
Microchip Internet Web Site	343
Modes of Operation	
Disable	195
Initialization	195
Listen All Messages	195
Listen Only	195
Loopback	195
Normal Operation	195
MPLAB ASM30 Assembler, Linker, Librarian	

MPLAB ICD 2 In-Circuit Debugger
Emulator
MPLAB Integrated Development Environment
Software
MPLAB PM3 Device Programmer
MPLAB REAL ICE In-Circuit Emulator System
MPLINK Object Linker/MPLIB Object Librarian
Multi-Bit Data Shifter
Ν
NVM Module
Register Map40
0
Open-Drain Configuration126
Output Compare
P
P
Packaging
Details
Marking
Peripheral Module Disable (PMD)124
PICSTART Plus Development Programmer
Pinout I/O Descriptions (table) 11
PMD Module
Register Map40
PORTA
Register Map
PORTB
Register Map
Power-on Reset (POR)
Power-Saving Features
Clock Frequency and Switching
Program Address Space
Construction
Data Access from Program Memory Using
Program Space Visibility
Data Access from Program Memory Using Table
Instructions
Data Access from, Address Generation
Memory Map
Table Read Instructions
TBLRDH
TBLRDL
Visibility Operation
Program Memory
Interrupt Vector
Organization
Reset Vector
R
Reader Response
Register Map
CRC
Dual Comparator
Parallel Master/Slave Port
Real-Time Clock and Calendar
Registers
AD1CHS0 (ADC1 Input Channel 0 Select
AD1CHS123 (ADC1 Input Channel 1, 2, 3 Select) 232
AD1CON1 (ADC1 Control 1)
AD1CON2 (ADC1 Control 2)
AD1CON3 (ADC1 Control 3)
AD1CON4 (ADC1 Control 4)
AD1CSSL (ADC1 Input Scan Select Low)

E

CiBUFPNT1 (ECAN Filter 0-3 Buffer Pointer)	209
CiBUFPNT2 (ECAN Filter 4-7 Buffer Pointer)	
CiBUFPNT3 (ECAN Filter 8-11 Buffer Pointer)	
CiBUFPNT4 (ECAN Filter 12-15 Buffer Pointer)	
CiCFG1 (ECAN Baud Rate Configuration 1)	207
CiCFG2 (ECAN Baud Rate Configuration 2)	
CiCTRL1 (ECAN Control 1)	
CiCTRL2 (ECAN Control 2)	
CiEC (ECAN Transmit/Receive Error Count)	207
CIFCTRL (ECAN FIFO Control)	
CiFEN1 (ECAN Acceptance Filter Enable)	
CiFIFO (ECAN FIFO Status)	
CiFMSKSEL1 (ECAN Filter 7-0 Mask Selection) .	213,
214	
CiINTE (ECAN Interrupt Enable)	206
CiINTF (ECAN Interrupt Flag)	
CiRXFnEID (ECAN Acceptance Filter n Extended	ł
Identifier)	213
CiRXFnSID (ECAN Acceptance Filter n Standard	í
Identifier)	
CiRXFUL1 (ECAN Receive Buffer Full 1)	
CiRXFUL2 (ECAN Receive Buffer Full 2)	216
CiRXMnEID (ECAN Acceptance Filter Mask n	
Extended Identifier)	215
	210
CiRXMnSID (ECAN Acceptance Filter Mask n	
Standard Identifier)	
CiRXOVF1 (ECAN Receive Buffer Overflow 1)	217
CiRXOVF2 (ECAN Receive Buffer Overflow 2)	
CiTRBnSID (ECAN Buffer n Standard Identifier).	
	219,
220, 222	
CiTRmnCON (ECAN TX/RX Buffer m Control)	
CiVEC (ECAN Interrupt Code)	202
CLKDIV (Clock Divisor)	119
CORCON (Core Control)	
DMACS0 (DMA Controller Status 0)	
DMACS1 (DMA Controller Status 1)	110
DMAxCNT (DMA Channel x Transfer Count)	107
DMAxCON (DMA Channel x Control)	
DMAxPAD (DMA Channel x Peripheral Address)	
DMAxREQ (DMA Channel x IRQ Select)	105
DMAxSTA (DMA Channel x RAM Start	
Address A)	106
DMAxSTB (DMA Channel x RAM Start	
	400
Address B)	106
DSADR (Most Recent DMA RAM Address)	111
I2CxCON (I2Cx Control)	179
I2CxMSK (I2Cx Slave Mode Address Mask)	183
I2CxSTAT (I2Cx Status)	
IFS0 (Interrupt Flag Status 0)	
IFS1 (Interrupt Flag Status 1)	
IFS2 (Interrupt Flag Status 2)	74, 81
IFS3 (Interrupt Flag Status 3)	
IFS4 (Interrupt Flag Status 4)	
INTCON1 (Interrupt Control 1)	
INTCON2 (Interrupt Control 2)	
INTTREG Interrupt Control and Status Register	98
IPC0 (Interrupt Priority Control 0)	
IPC1 (Interrupt Priority Control 1)	
IPC11 (Interrupt Priority Control 11)	
IPC15 (Interrupt Priority Control 15)	
IPC16 (Interrupt Priority Control 16)	96
IPC17 (Interrupt Priority Control 17)	
IPC2 (Interrupt Priority Control 2)	
IPC3 (Interrupt Priority Control 3)	
IPC4 (Interrupt Priority Control 4)	
IPC5 (Interrupt Priority Control 5)	
IPC6 (Interrupt Priority Control 6)	90

IPC7 (Interrupt Priority Control 7)	
IPC8 (Interrupt Priority Control 8)	
IPC9 (Interrupt Priority Control 9)	
NVMCON (Flash Memory Control)	
NVMKEY (Nonvolatile Memory Key)	
OCxCON (Output Compare x Control)	
OSCCON (Oscillator Control)	
OSCTUN (FRC Oscillator Tuning)	
PLLFBD (PLL Feedback Divisor)	120
RCON (Reset Control)	
SPIxCON1 (SPIx Control 1)	
SPIxCON2 (SPIx Control 2)	
SPIxSTAT (SPIx Status and Control)	
SR (CPU Status)	16, 66
T1CON (Timer1 Control)	
TCxCON (Input Capture x Control)	
TxCON (Type B Time Base Control)	
TyCON (Type C Time Base Control)	
UxMODE (UARTx Mode)	
UxSTA (UARTx Status and Control)	190
Reset	
Illegal Opcode	53, 60
Trap Conflict	59, 60
Uninitialized W Register	53, 60
Reset Sequence	61
Resets	53
S	
Serial Peripheral Interface (SPI)	167
Software Reset Instruction (SWR)	
Software Simulator (MPLAB SIM)	
Software Stack Pointer, Frame Pointer	200
CALLL Stack Frame	41
Special Features of the CPU	

SPI	
Master, Frame Master Connection	
Master/Slave Connection	
Slave, Frame Master Connection	
Slave, Frame Slave Connection	
SPI Module	
SPI1 Register Map	
Symbols Used in Opcode Descriptions	
System Control	
Register Map	
	-

Т

Temperature and Voltage Specifications	
AC	298
Timer1	153
Timer2/3	155
Timing Characteristics	
CLKO and I/O	301
Timing Diagrams	
10-bit A/D Conversion (CHPS = 01, SIMSAM = 0,	
ASAM = 0, SSRC = 000)	322
10-bit A/D Conversion (CHPS = 01, SIMSAM = 0,	
ASAM = 1, SSRC = 111, SAMC = 00001)	322
12-bit A/D Conversion (ASAM = 0, SSRC = 000)	321
Brown-out Situations	59
ECAN Bit	198
ECAN I/O	317
External Clock	299

I2Cx Bus Data (Master Mode)	313
I2Cx Bus Data (Slave Mode)	315
I2Cx Bus Start/Stop Bits (Master Mode)	313
I2Cx Bus Start/Stop Bits (Slave Mode)	
Input Capture (CAPx)	306
OC/PWM	307
Output Compare (OCx)	306
Reset, Watchdog Timer, Oscillator Start-up	
Timer and Power-up Timer	
SPIx Master Mode (CKE = 0)	
SPIx Master Mode (CKE = 1)	
SPIx Slave Mode (CKE = 0)	
SPIx Slave Mode (CKE = 1)	
Timer1, 2 and 3 External Clock	304
Timing Requirements	
CLKO and I/O	
External Clock	
Input Capture	306
Timing Specifications	
10-bit A/D Conversion Requirements	
12-bit A/D Conversion Requirements	
CAN I/O Requirements	
I2Cx Bus Data Requirements (Master Mode)	
I2Cx Bus Data Requirements (Slave Mode)	
Output Compare Requirements	
PLL Clock	300
Reset, Watchdog Timer, Oscillator Start-up Timer,	
Power-up Timer and Brown-out Reset	
Requirements	
Simple OC/PWM Mode Requirements	
SPIx Master Mode (CKE = 0) Requirements	
SPIx Master Mode (CKE = 1) Requirements	
SPIx Slave Mode (CKE = 0) Requirements	
SPIx Slave Mode (CKE = 1) Requirements	
Timer1 External Clock Requirements	
Timer2 External Clock Requirements	
Timer3 External Clock Requirements	305

U UART

Baud Rate	
Generator (BRG) 1	86
Break and Sync Transmit Sequence 1	87
Flow Control Using UxCTS and UxRTS Pins 1	87
Receiving in 8-bit or 9-bit Data Mode 1	87
Transmitting in 8-bit Data Mode1	87
Transmitting in 9-bit Data Mode1	87
UART Module	
UART1 Register Map28,	29
Universal Asynchronous Receiver Transmitter (UART) 1	85
Using the RCON Status Bits	60
-	

V

Voltage Regulator (On-Chip) 2	
-------------------------------	--

W

Watchdog Time-out Reset (WDTR)	
Watchdog Timer (WDT)	
Programming Considerations	
WWW Address	
WWW, On-Line Support	8

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers receives e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://support.microchip.com

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
From	Name	
	Company	
	Address	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Applic	ation (optional):	
Would	l you like a reply?YN	
	e: PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04	Literature Number: DS70293A
Ques	ions:	
1. W	hat are the best features of this document?	
2. H	ow does this document meet your hardware and software	e development needs?
_		
3. D	o you find the organization of this document easy to follow	v? If not, why?
_		
_		
4. W	hat additions to the document do you think would enhance	ce the structure and subject?
_		
_		
5. V	hat deletions from the document could be made without a	affecting the overall usefulness?
<u> </u>		1
6. Is	there any incorrect or misleading information (what and w	where)?
_		
	owwould you improve this do surrent?	
7. H	ow would you improve this document?	
_		

٦

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office. Г

Flash Memory Fa Program Memory Product Group Pin Count — Tape and Reel Fla	amily — y Size (K ————— ag (if ap) age ——	memory, 28-pin, Extended temperature, SPDIP package.
Architecture:	24	16-bit Microcontroller
Flash Memory Family:	HJ	Flash program memory, 3.3V
Product Group:		General Purpose family General Purpose family General Purpose family
Pin Count:		28-pin 44-pin
Temperature Range:	I E	-40°C to+85°C (Industrial) -40°C to+125°C (Extended)
Package:	SO ML MM	Skinny Plastic Dual In-Line - 300 mil body (SPDIP) Plastic Small Outline - Wide - 300 mil body (SOIC) Plastic Quad, No Lead Package - 8x8 mm body (QFN) Plastic Quad, No Lead Package - 6x6x0.9 mm body (QFN-S) Plastic Thin Quad Flatpack - 10x10x1 mm body (TQFP)