2009 Microchip Technology Inc.

zsc.com

MICROCHIP

dsPIC33FJXXXMCX06/X08/X10 Data Sheet

High-Performance,

16-Bit Digital Signal Controllers



Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC, SmartShunt and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, nanoWatt XLP, PICkit, PICDEM, PICDEM.net, PICtail, PIC³² logo, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



High-Performance, 16-Bit Digital Signal Controllers

Operating Range:

- Up to 40 MIPS operation (at 3.0-3.6V):
 - Industrial temperature range (-40°C to +85°C)

High-Performance DSC CPU:

- · Modified Harvard architecture
- C compiler optimized instruction set
- · 16-bit wide data path
- 24-bit wide instructions
- Linear program memory addressing up to 4M instruction words
- · Linear data memory addressing up to 64 Kbytes
- 83 base instructions: mostly 1 word/1 cycle
- Two 40-bit accumulators:
 - With rounding and saturation options
- · Flexible and powerful addressing modes:
 - Indirect, Modulo and Bit-Reversed
- Software stack
- 16 x 16 fractional/integer multiply operations
- · 32/16 and 16/16 divide operations
- · Single-cycle multiply and accumulate:
- Accumulator write back for DSP operations
- Dual data fetch
- Up to ±16-bit shifts for up to 40-bit data

Direct Memory Access (DMA):

- 8-channel hardware DMA
- 2 Kbytes dual ported DMA buffer area (DMA RAM) to store data transferred via DMA:
 - Allows data transfer between RAM and a peripheral while CPU is executing code (no cycle stealing)
- Most peripherals support DMA

Interrupt Controller:

- 5-cycle latency
- · Up to 67 available interrupt sources
- · Up to five external interrupts
- · Seven programmable priority levels
- · Five processor exceptions

Digital I/O:

- Up to 85 programmable digital I/O pins
- · Wake-up/Interrupt-on-Change on up to 24 pins
- · Output pins can drive from 3.0V to 3.6V
- All digital input pins are 5V tolerant
- 4 mA sink on all I/O pins

On-Chip Flash and SRAM:

- · Flash program memory, up to 256 Kbytes
- Data SRAM, up to 30 Kbytes (includes 2 Kbytes of DMA RAM)

System Management:

- Flexible clock options:
 - External, crystal, resonator, internal RC
 - Fully integrated PLL
 - Extremely low jitter PLL
- Power-up Timer
- Oscillator Start-up Timer/Stabilizer
- · Watchdog Timer with its own RC oscillator
- · Fail-Safe Clock Monitor
- · Reset by multiple sources

Power Management:

- · On-chip 2.5V voltage regulator
- · Switch between clock sources in real time
- · Idle, Sleep and Doze modes with fast wake-up

Timers/Capture/Compare/PWM:

- Timer/Counters, up to nine 16-bit timers:
 - Can pair up to make four 32-bit timers
 - 1 timer runs as Real-Time Clock with external 32.768 kHz oscillator
 - Programmable prescaler
- Input Capture (up to eight channels):
 - Capture on up, down or both edges
 - 16-bit capture input functions
 - 4-deep FIFO on each capture
- Output Compare (up to eight channels):
 - Single or Dual 16-Bit Compare mode
 - 16-bit Glitchless PWM mode

查询dsPIC33FJ128MC506供应商

- Communication Modules:
- 3-wire SPI (up to two modules):
 - Framing supports I/O interface to simple codecs
 - Supports 8-bit and 16-bit data
 - Supports all serial clock formats and sampling modes
- I²C[™] (up to two modules):
 - Full Multi-Master Slave mode support
 - 7-bit and 10-bit addressing
 - Bus collision detection and arbitration
 - Integrated signal conditioning
 - Slave address masking
- UART (up to two modules):
 - Interrupt on address bit detect
 - Interrupt on UART error
 - Wake-up on Start bit from Sleep mode
 - 4-character TX and RX FIFO buffers
 - LIN bus support
 - IrDA® encoding and decoding in hardware
 - High-Speed Baud mode
 - Hardware Flow Control with CTS and RTS
- Enhanced CAN™ (ECAN™ module) 2.0B active (up to 2 modules):
 - Up to eight transmit and up to 32 receive buffers
 - 16 receive filters and three masks
 - Loopback, Listen Only and Listen All Messages modes for diagnostics and bus monitoring
 - Wake-up on CAN message
 - Automatic processing of Remote Transmission Requests
 - FIFO mode using DMA
 - DeviceNet[™] addressing support

Motor Control Peripherals:

- Motor Control PWM (up to eight channels):
 - Four duty cycle generators
 - Independent or Complementary mode
 - Programmable dead time and output polarity
 - Edge or center-aligned
 - Manual output override control
 - Up to two Fault inputs
 - Trigger for ADC conversions
 - PWM frequency for 16-bit resolution
 (@ 40 MIPS) = 1220 Hz for Edge-Aligned mode, 610 Hz for Center-Aligned mode
 - PWM frequency for 11-bit resolution
 (@ 40 MIPS) = 39.1 kHz for Edge-Aligned mode, 19.55 kHz for Center-Aligned mode
- Quadrature Encoder Interface module:
 - Phase A, Phase B and index pulse input
 - 16-bit up/down position counter
 - Count direction status
 - Position Measurement (x2 and x4) mode
 - Programmable digital noise filters on inputs
 - Alternate 16-bit Timer/Counter mode
 - Interrupt on position counter rollover/underflow

Analog-to-Digital Converters (ADCs):

- · Up to two ADC modules in a device
- 10-bit, 1.1 Msps or 12-bit, 500 ksps conversion:
 - Two, four or eight simultaneous samples
 - Up to 32 input channels with auto-scanning
 - Conversion start can be manual or synchronized with one of four trigger sources
 - Conversion possible in Sleep mode
 - ±1 LSb max integral nonlinearity
 - ±1 LSb max differential nonlinearity

CMOS Flash Technology:

- · Low-power, high-speed Flash technology
- Fully static design
- 3.3V (±10%) operating voltage
- Industrial temperature
- Low-power consumption

Packaging:

- 100-pin TQFP (14x14x1 mm and 12x12x1 mm)
- 80-pin TQFP (12x12x1 mm)
- 64-pin TQFP (10x10x1 mm)

Note: See the device variant tables for exact peripheral features per device.

查询dsPIC33FJ128MC506供应商 dsPIC33F PRODUCT FAMILIES

The dsPIC33FJXXXMCX06/X08/X10 family of devices supports a variety of motor control applications, such as brushless DC motors, single and 3-phase induction motors and switched reluctance motors. The dsPIC33F Motor Control products are also well-suited for Uninterrupted Power Supply (UPS), inverters, switched mode power supplies, power factor correction and also for controlling the power management module in servers, telecommunication equipment and other industrial equipment.

The device names, pin counts, memory sizes and peripheral availability of each device are listed below. The following pages show their pinout diagrams.

dsPIC33FJXXXMCX06/X08/X10 Controller Families


Device	Pins	Program Flash Memory (Kbyte)	RAM (Kbyte) ⁽¹⁾	Timer 16-bit	Input Capture	Output Compare Std. PWM	Motor Control PWM	Quadrature Encoder Interface	Codec Interface	ADC	UART	IdS	I²C™	Enhanced CAN™	I/O Pins (Max) ⁽²⁾	Packages
dsPIC33FJ64MC506	64	64	8	9	8	8	8 ch	1	0	1 ADC, 16 ch	2	2	2	1	53	PT
dsPIC33FJ64MC508	80	64	8	9	8	8	8 ch	1	0	1 ADC, 18 ch	2	2	2	1	69	PT
dsPIC33FJ64MC510	100	64	8	9	8	8	8 ch	1	0	1 ADC, 24 ch	2	2	2	1	85	PF, PT
dsPIC33FJ64MC706	64	64	16	9	8	8	8 ch	1	0	2 ADC, 16 ch	2	2	2	1	53	PT
dsPIC33FJ64MC710	100	64	16	9	8	8	8 ch	1	0	2 ADC, 24 ch	2	2	2	2	85	PF, PT
dsPIC33FJ128MC506	64	128	8	9	8	8	8 ch	1	0	1 ADC, 16 ch	2	2	2	1	53	PT
dsPIC33FJ128MC510	100	128	8	9	8	8	8 ch	1	0	1 ADC, 24 ch	2	2	2	1	85	PF, PT
dsPIC33FJ128MC706	64	128	16	9	8	8	8 ch	1	0	2 ADC, 16 ch	2	2	2	1	53	PT
dsPIC33FJ128MC708	80	128	16	9	8	8	8 ch	1	0	2 ADC, 18 ch	2	2	2	2	69	PT
dsPIC33FJ128MC710	100	128	16	9	8	8	8 ch	1	0	2 ADC, 24 ch	2	2	2	2	85	PF, PT
dsPIC33FJ256MC510	100	256	16	9	8	8	8 ch	1	0	1 ADC, 24 ch	2	2	2	1	85	PF, PT
dsPIC33FJ256MC710	100	256	30	9	8	8	8 ch	1	0	2 ADC, 24 ch	2	2	2	2	85	PF, PT

Note 1: RAM size is inclusive of 2 Kbytes DMA RAM.


2: Maximum I/O pin count includes pins shared by the peripheral functions.

查询dsPIC33FJ128MC506供应商

Pin Diagrams




查询dsPIC33FJ128MC506供应商 Pin Diagrams (Continued)




查询dsPIC33FJ128MC506供应商

Pin Diagrams (Continued)




查询dsPIC33FJ128MC506供应商




查询dsPIC33FJ128MC506供应商

Pin Diagrams (Continued)



查询dsPIC33FJ128MC506供应商

Pin Diagrams (Continued)



查询dsPIC33FJ128MC506供应商

Table of Contents

dsPIC33F Product Families	
1.0 Device Overview	
2.0 Guidelines for Getting Started with 16-Bit Digital Signal Controllers	19
3.0 CPU	
4.0 Memory Organization	35
5.0 Flash Program Memory	73
6.0 Reset	79
7.0 Interrupt Controller	85
8.0 Direct Memory Access (DMA)	133
9.0 Oscillator Configuration	143
10.0 Power-Saving Features	153
11.0 I/O Ports	161
12.0 Timer1	163
13.0 Timer2/3, Timer4/5, Timer6/7 and Timer8/9	165
14.0 Input Capture	
15.0 Output Compare	173
16.0 Motor Control PWM Module	
17.0 Quadrature Encoder Interface (QEI) Module	
18.0 Serial Peripheral Interface (SPI)	
19.0 Inter-Integrated Circuit™ (I ² C™)	
20.0 Universal Asynchronous Receiver Transmitter (UART)	
21.0 Enhanced CAN (ECAN™) Module	215
22.0 10-Bit/12-Bit Analog-to-Digital Converter (ADC)	
23.0 Special Features	253
24.0 Instruction Set Summary	
25.0 Development Support	
26.0 Electrical Characteristics	
27.0 Packaging Information	
Appendix A: Revision History	
Index	331
The Microchip Web Site	335
Customer Change Notification Service	335
Customer Support	335
Reader Response	336
Product Identification System	337

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

查询dsPIC33FJ128MC506供应商 NOTES:

查询dsPIC33FJ128MC506供应商 1.0 DEVICE OVERVIEW

Note: This data sheet summarizes the features of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the latest family reference sections of the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

This document contains device specific information for the following devices:

- dsPIC33FJ64MC506
- dsPIC33FJ64MC508
- dsPIC33FJ64MC510
- dsPIC33FJ64MC706
- dsPIC33FJ64MC710
- dsPIC33FJ128MC506
- dsPIC33FJ128MC510
- dsPIC33FJ128MC706
- dsPIC33FJ128MC708
- dsPIC33FJ128MC710
- dsPIC33FJ256MC510
- dsPIC33FJ256MC710

The dsPIC33FJXXXMCX06/X08/X10 includes devices with a wide range of pin counts (64, 80 and 100), different program memory sizes (64 Kbytes, 128 Kbytes and 256 Kbytes) and different RAM sizes (8 Kbytes, 16 Kbytes and 30 Kbytes).


These features make this family suitable for a wide variety of high-performance digital signal control applications. The devices are pin compatible with the PIC24H family of devices, and also share a very high degree of compatibility with the dsPIC30F family devices. This allows easy migration between device families as may be necessitated by the specific functionality, computational resource and system cost requirements of the application.

The dsPIC33FJXXXMCX06/X08/X10 family of devices employ a powerful 16-bit architecture that seamlessly integrates the control features of a Microcontroller (MCU) with the computational capabilities of a Digital Signal Processor (DSP). The resulting functionality is ideal for applications that rely on high-speed, repetitive computations, as well as control.

The DSP engine, dual 40-bit accumulators, hardware support for division operations, barrel shifter, 17 x 17 multiplier, a large array of 16-bit working registers and a wide variety of data addressing modes, together, provide the dsPIC33FJXXXMCX06/X08/X10 Central Processing Unit (CPU) with extensive mathematical processing capability. Flexible and deterministic interrupt handling, coupled with a powerful array of peripherals, renders the dsPIC33FJXXXMCX06/X08/X10 devices suitable for control applications. Further, Direct Memory Access (DMA) enables overhead-free transfer of data between several peripherals and a dedicated DMA RAM. Reliable, field programmable Flash program memory ensures scalability of applications that use dsPIC33FJXXXMCX06/X08/X10 devices.

查询dsPIC33FJ128MC506供应商

FIGURE 1-1: dsPIC33FJXXXMCX06/X08/X10 GENERAL BLOCK DIAGRAM



查询dsPIC33FJ128MC506供应商

TABLE 1-1: PINOUT I/O DESCRIPTIONS

TABLE 1-1:	Pin	Buffer	
Pin Name	Туре	Туре	Description
AN0-AN31	I	Analog	Analog input channels.
AVDD	Р	Р	Positive supply for analog modules. This pin must be connected at all times.
AVss	Р	Р	Ground reference for analog modules.
CLKI CLKO	I O	ST/CMOS	External clock source input. Always associated with OSC1 pin function. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.
CN0-CN23	I	ST	Input change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.
C1RX	I	ST	ECAN1 bus receive pin.
C1TX	0		ECAN1 bus transmit pin.
C2RX	I	ST	ECAN2 bus receive pin.
C2TX	0	—	ECAN2 bus transmit pin.
PGED1	I/O	ST	Data I/O pin for programming/debugging communication channel 1.
PGEC1	I	ST	Clock input pin for programming/debugging communication channel 1.
PGED2	I/O	ST	Data I/O pin for programming/debugging communication channel 2.
PGEC2		ST	Clock input pin for programming/debugging communication channel 2.
PGED3	I/O	ST	Data I/O pin for programming/debugging communication channel 3.
PGEC3	I	ST	Clock input pin for programming/debugging communication channel 3.
IC1-IC8	I	ST	Capture inputs 1 through 8.
INDX QEA	I	ST ST	Quadrature Encoder Index Pulse input. Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External
QEB	I	ST	Clock/Gate input in Timer mode. Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External Clock/Gate input in Timer mode.
UPDN	0	CMOS	Position Up/Down Counter Direction State.
INT0	I	ST	External interrupt 0.
INT1	I	ST	External interrupt 1.
INT2	I	ST	External interrupt 2.
INT3	I	ST	External interrupt 3.
INT4	I	ST	External interrupt 4.
FLTA	I	ST	PWM Fault A input.
FLTB		ST	PWM Fault B input.
PWM1L	0	—	PWM 1 low output.
PWM1H	0		PWM 1 high output.
PWM2L PWM2H	0		PWM 2 low output. PWM 2 high output.
PWM3L	0		PWM 3 low output.
PWM3H	0		PWM 3 high output.
PWM4L	0 0	_	PWM 4 low output.
PWM4H	Ő	_	PWM 4 high output.
MCLR	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.
OCFA	I	ST	Compare Fault A input (for Compare Channels 1, 2, 3 and 4).
OCFB	i	ST	Compare Fault B input (for Compare Channels 5, 6, 7 and 8).
OC1-OC8	0	—	Compare outputs 1 through 8.
OSC1	I	ST/CMOS	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.
OSC2	I/O	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
Legend: CMC	S = CMO	S compatible	e input or output Analog = Analog input P = Power
			with $CMOS$ levels $O = Output$

ST = Schmitt Trigger input with CMOS levels O = Output I = Input

查询dsPIC33FJ128MC506供应商 TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

TABLE 1-1:				
Pin Name	Pin Type	Buffer Type	Description	
RA0-RA7	I/O	ST	PORTA is a bidirectional I/O port.	
RA9-RA10	I/O	ST		
RA12-RA15	I/O	ST		
RB0-RB15	I/O	ST	PORTB is a bidirectional I/O port.	
RC1-RC4	I/O	ST	PORTC is a bidirectional I/O port.	
RC12-RC15	I/O	ST		
RD0-RD15	I/O	ST	PORTD is a bidirectional I/O port.	
RE0-RE9	I/O	ST	PORTE is a bidirectional I/O port.	
RF0-RF8 RF12-RF13	I/O	ST	PORTF is a bidirectional I/O port.	
RG0-RG3	I/O	ST	PORTG is a bidirectional I/O port.	
RG6-RG9	I/O	ST		
RG12-RG15	I/O	ST		
SCK1	I/O	ST	Synchronous serial clock input/output for SPI1.	
SDI1		ST	SPI1 data in.	
SDO1	Ö	_	SPI1 data out.	
SS1	1/0	ST	SPI1 slave synchronization or frame pulse I/O.	
SCK2	I/O	ST	Synchronous serial clock input/output for SPI2.	
SDI2	"C	ST	SPI2 data in.	
SDO2	Ŏ		SPI2 data out.	
SS2	1/0	ST	SPI2 slave synchronization or frame pulse I/O.	
SCL1	I/O	ST	Synchronous serial clock input/output for I2C1.	
SDA1	I/O	ST	Synchronous serial data input/output for I2C1.	
SCL2	I/O	ST	Synchronous serial clock input/output for I2C2.	
SDA2	I/O	ST	Synchronous serial data input/output for I2C2.	
SOSCI		ST/CMOS	32.768 kHz low-power oscillator crystal input; CMOS otherwise.	
SOSCO	Ö		32.768 kHz low-power oscillator crystal output.	
TMS	I	ST	JTAG Test mode select pin.	
тск	I	ST	JTAG test clock input pin.	
TDI	1	ST	JTAG test data input pin.	
TDO	0	_	JTAG test data output pin.	
T1CK		ST	Timer1 external clock input.	
T2CK	1	ST	Timer2 external clock input.	
T3CK	I	ST	Timer3 external clock input.	
T4CK	I	ST	Timer4 external clock input.	
T5CK	I	ST	Timer5 external clock input.	
T6CK	I	ST	Timer6 external clock input.	
T7CK		ST	Timer7 external clock input.	
T8CK	I	ST	Timer8 external clock input.	
T9CK		ST	Timer9 external clock input.	
U1CTS	I	ST	UART1 clear to send.	
U1RTS	0	—	UART1 ready to send.	
U1RX	I	ST	UART1 receive.	
U1TX	Ó	_	UART1 transmit.	
U2CTS		ST	UART2 clear to send.	
U2RTS	Ö		UART2 ready to send.	
U2RX	Ĩ	ST	UART2 receive.	
U2TX	Ö	_	UART2 transmit.	
VDD	P		Positive supply for peripheral logic and I/O pins.	
VCAP/VDDCORE	P		CPU logic filter capacitor connection.	
		l S compatible	e input or output Analog = Analog input P = Power	
			with CMOS levels $O = Output$ I = Input	

查询dsPIC33FJ128MC506供应商 TABLE 1-1: **PINOUT I/O DESCRIPTIONS (CONTINUED)** Pin Buffer Pin Name Description Туре Туре Vss Ρ Ground reference for logic and I/O pins. VREF+ I Analog Analog voltage reference (high) input. VREF-I Analog Analog voltage reference (low) input. CMOS = CMOS compatible input or output Analog = Analog input P = Power Legend: ST = Schmitt Trigger input with CMOS levels O = Output I = Input

查询dsPIC33FJ128MC506供应商 NOTES:

- 2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT DIGITAL SIGNAL CONTROLLERS
 - Note: This data sheet summarizes the features of the dsPIC33FJXXXMCX06/X08/X10 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F Family Reference Manual", which is available from the Microchip website (www.microchip.com).

2.1 Basic Connection Requirements

Getting started with the dsPIC33FJXXXMCX06/X08/X10 family of 16-bit Digital Signal Controllers (DSCs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins (regardless if ADC module is not used)

(see Section 2.2 "Decoupling Capacitors")

- VCAP/VDDCORE (see Section 2.3 "Capacitor on Internal Voltage Regulator (VCAP/VDDCORE)")
- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see **Section 2.5 "ICSP Pins"**)
- OSC1 and OSC2 pins when external oscillator source is used

(see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins used when external voltage reference for ADC module is implemented

Note:	The	AVdd	and	AVss	pins	mus	st be
	conn	ected	indep	endent	of	the	ADC
	volta						


2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1 μ F (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μ F in parallel with 0.001 μ F.
- **Maximizing performance:** On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

查询dsPIC33FJ128MC506供应商 FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION



2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including DSCs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.

2.3 Capacitor on Internal Voltage Regulator (VCAP/VDDCORE)

A low-ESR (< 5 Ohms) capacitor is required on the VCAP/VDDCORE pin, which is used to stabilize the voltage regulator output voltage. The VCAP/VDDCORE pin must not be connected to VDD, and must have a capacitor between 4.7 μ F and 10 μ F, 16V connected to ground. The type can be ceramic or tantalum. Refer to **Section 26.0** "Electrical Characteristics" for additional information.

The placement of this capacitor should be close to the VCAP/VDDCORE. It is recommended that the trace length not exceed one-quarter inch (6 mm). Refer to **Section 23.2** "**On-Chip Voltage Regulator**" for details.

2.4 Master Clear (MCLR) Pin

The $\overline{\text{MCLR}}$ pin provides for two specific device functions:


- Device Reset
- Device programming and debugging

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor C, be isolated from the $\overline{\text{MCLR}}$ pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.





Starting value is $10 \text{ k}\Omega$. Ensure that the MCLR pin VIH and VIL specifications are met.

2: $\underline{R1} \leq 470\Omega$ will limit any current flowing into \underline{MCLR} from the external capacitor C, in the event of \underline{MCLR} pin breakdown, due to Electrostatic Discharge (ESD) or <u>Electrical</u> Overstress (EOS). Ensure that the \underline{MCLR} pin VIH and VIL specifications are met.

查询dsPIC33FJ128MC506供应商 2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial ProgrammingTM (ICSPTM) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes, and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] ICD 2, MPLAB ICD 3 or MPLAB REAL ICE[™].

For more information on ICD 2, ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip website.

- *"MPLAB[®] ICD 2 In-Circuit Debugger User's Guide"* DS51331
- *"Using MPLAB[®] ICD 2"* (poster) DS51265
- "MPLAB[®] ICD 2 Design Advisory" DS51566
- "Using MPLAB[®] ICD 3 In-Circuit Debugger" (poster) DS51765
- "MPLAB[®] ICD 3 Design Advisory" DS51764
- "MPLAB[®] REAL ICE™ In-Circuit Emulator User's Guide" DS51616
- "Using MPLAB[®] REAL ICE™" (poster) DS51749


2.6 External Oscillator Pins

Many DSCs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 9.0 "Oscillator Configuration"** for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.

FIGURE 2-3: SI

SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



2.7 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to 4 MHz < FIN < 8 MHz to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside this range, the application must start-up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV and PLLDBF to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration word.

2.8 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 2, ICD 3 or REAL ICE is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "digital" pins, by setting all bits in the AD1PCFGL register.

The bits in this register that correspond to the A/D pins that are initialized by MPLAB ICD 2, ICD 3 or REAL ICE, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain A/D pins as analog input pins during the debug session, the user application must clear the corresponding bits in the AD1PCFGL register during initialization of the ADC module.

When MPLAB ICD 2, ICD 3 or REAL ICE is used as a programmer, the user application firmware must correctly configure the AD1PCFGL register. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

2.9 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic-low state.

Alternatively, connect a 1k to 10k resistor to Vss on unused pins and drive the output to logic low.

查询dsPIC33FJ128MC506供应商 3.0 CPU

Note: This data sheet summarizes the features of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 2. "CPU"** (DS70204) in the *"dsPIC33F Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com).

The dsPIC33FJXXXMCX06/X08/X10 CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for DSP. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space. The actual amount of program memory implemented varies by device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any point.

The dsPIC33FJXXXMCX06/X08/X10 devices have sixteen 16-bit working registers in the programmer's model. Each of the working registers can serve as a data, address or address offset register. The 16th working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls.

The dsPIC33FJXXXMCX06/X08/X10 instruction set has two classes of instructions: MCU and DSP. These two instruction classes are seamlessly integrated into a single CPU. The instruction set includes many addressing modes and is designed for optimum C comefficiency. For most instructions, piler the dsPIC33FJXXXMCX06/X08/X10 is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 3-1, and the programmer's model for the dsPIC33FJXXXMCX06/X08/X10 is shown in Figure 3-2.

3.1 Data Addressing Overview

The data space can be addressed as 32K words or 64 Kbytes and is split into two blocks referred to as X and Y data memory. Each memory block has its own independent Address Generation Unit (AGU). The MCU class of instructions operates solely through the X memory AGU, which accesses the entire memory map as one linear data space. Certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y data space boundary is device-specific.

Overhead-free circular buffers (Modulo Addressing mode) are supported in both X and Y address spaces. The Modulo Addressing removes the software boundary checking overhead for DSP algorithms. Furthermore, the X AGU circular addressing can be used with any of the MCU class of instructions. The X AGU also supports Bit-Reversed Addressing to greatly simplify input or output data reordering for radix-2 FFT algorithms.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program to data space mapping feature lets any instruction access program space as if it were data space.

The data space also includes 2 Kbytes of DMA RAM, which is primarily used for DMA data transfers but may be used as general purpose RAM.

3.2 DSP Engine Overview


The DSP engine features a high-speed, 17-bit by 17-bit multiplier, a 40-bit ALU, two 40-bit saturating accumulators and a 40-bit bidirectional barrel shifter. The barrel shifter is capable of shifting a 40-bit value up to 16 bits right or left in a single cycle. The DSP instructions operate seamlessly with all other instructions and have been designed for optimal real-time performance. The MAC instruction and other associated instructions can concurrently fetch two data operands from memory while multiplying two W registers and accumulating and optionally saturating the result in the same cycle. This instruction functionality requires that the RAM memory data space be split for these instructions and linear for all others. Data space partitioning is achieved in a transparent and flexible manner through dedicating certain working registers to each address space.


查询dsPIC33FJ128MC506供应商 3.3 Special MCU Features


The dsPIC33FJXXXMCX06/X08/X10 features a 17-bit by 17-bit, single-cycle multiplier that is shared by both the MCU ALU and DSP engine. The multiplier can perform signed, unsigned and mixed-sign multiplication. Using a 17-bit by 17-bit multiplier for 16-bit by 16-bit multiplication not only allows you to perform mixed-sign multiplication, it also achieves accurate results for special operations, such as $(-1.0) \times (-1.0)$.

The dsPIC33FJXXXMCX06/X08/X10 supports 16/16 and 32/16 divide operations, both fractional and integer. All divide instructions are iterative operations. They must be executed within a REPEAT loop, resulting in a total execution time of 19 instruction cycles. The divide operation can be interrupted during any of those 19 cycles without a loss of data.

A 40-bit barrel shifter is used to perform up to a 16-bit left or right shift in a single cycle. The barrel shifter can be used by both MCU and DSP instructions.







查询dsPIC33FJ128MC506供应商

3.4 CPU Control Registers

REGISTER 3-1: SR: CPU STATUS REGISTER

R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0
OA	OB	SA ⁽¹⁾	SB ⁽¹⁾	OAB	SAB	DA	DC
bit 15		I					bit
(2)	(2)						
R/W-0 ⁽²⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	IPL<2:0> ⁽²⁾		RA	N	OV	Z	С
bit 7							bit
Legend:							
C = Clear only	' bit	R = Readable	e bit	U = Unimple	mented bit, read	l as '0'	
S = Set only bi	it	W = Writable	bit	-n = Value at	POR		
'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown		
L:1 4 F	0 • • • • • • • • • • • • • • • • • • •						
bit 15		ator A Overflow					
		tor A overflowe tor A has not c					
bit 14		ator B Overflow					
	1 = Accumula	tor B overflow	ed				
	0 = Accumula	tor B has not o	overflowed				
bit 13	SA: Accumulator A Saturation 'Sticky' Status bit ⁽¹⁾						
		tor A is satura tor A is not sat		en saturated at	some time		
bit 12	SB: Accumulator B Saturation 'Sticky' Status bit ⁽¹⁾						
		tor B is satura tor B is not sat		en saturated at	some time		
bit 11	0AB: 0A 0	B Combined A	ccumulator O	verflow Status	bit		
		tors A or B hav					
bit 10	SAB: SA SE	3 Combined A	ccumulator 'Si	ticky' Status bi	t		
	1 = Accumula		e saturated or	have been sat	urated at some	time in the pas	t
	Note: Th	nis bit may be	read or cleare	d (not set). Cle	earing this bit wi	ll clear SA and	SB.
bit 9	DA: DO Loop	Active bit					
	1 = DO loop in						
h # 0			h 14				
bit 8		J Half Carry/B		for byto aizod	data) or 8th low	ordor bit (for w	ord aized detr
		ut norm the 4th		IOI Dyle Sizeu	data) or 8th low-		
	0 = No carry-			oit (for byte siz	ed data) or 8th	low-order bit (for word size
Note 1: Th	is bit may be re	ad or cleared	(not set).				
2: Th	e IPL<2:0> bits	are concatena	ated with the I		RCON<3>) to fo 3> = 1. User in		

3: The IPL<2:0> Status bits are read only when NSTDIS = 1 (INTCON1<15>).

IPL<3> = 1.

查询dsPIC33	BFJ128MC506供应商
	R 3-1: SR: CPU STATUS REGISTER (CONTINUED)
bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ⁽²⁾
	111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled
	110 = CPU Interrupt Priority Level is 6 (14)
	101 = CPU Interrupt Priority Level is 5 (13)
	100 = CPU Interrupt Priority Level is 4 (12)
	011 = CPU Interrupt Priority Level is 3 (11)
	010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9)
	000 = CPU Interrupt Priority Level is 0 (8)
bit 4	RA: REPEAT LOOP Active bit
	1 = REPEAT loop in progress
	0 = REPEAT loop not in progress
bit 3	N: MCU ALU Negative bit
	1 = Result was negative
	0 = Result was non-negative (zero or positive)
bit 2	OV: MCU ALU Overflow bit
	This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude that causes the sign bit to change state.
	1 = Overflow occurred for signed arithmetic (in this arithmetic operation)
	0 = No overflow occurred
bit 1	Z: MCU ALU Zero bit
	1 = An operation which affects the Z bit has set it at some time in the past
	0 = The most recent operation which affects the Z bit has cleared it (i.e., a non-zero result)
bit 0	C: MCU ALU Carry/Borrow bit
	1 = A carry-out from the Most Significant bit of the result occurred
	0 = No carry-out from the Most Significant bit of the result occurred

- Note 1: This bit may be read or cleared (not set).
 - 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
 - 3: The IPL<2:0> Status bits are read only when NSTDIS = 1 (INTCON1<15>).

查询dsPIC33FJ128MC506供应商 REGISTER 3-2: CORCON: CORE CONTROL REGISTER

U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0
_		—	US	EDT ⁽¹⁾		DL<2:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	PSV	RND	IT IF
bit 7	0/110	0/11/2/1	7,000/11	11 20	100	TUD	bit (
Legend:		C = Clear on	ly bit				
R = Readabl	e bit	W = Writable	bit	-n = Value at	POR	'1' = Bit is set	
0' = Bit is cle	ared	'x = Bit is unl	known	U = Unimplen	nented bit, rea	d as '0'	
			(- 1				
bit 15-13	•	ted: Read as		al bit			
bit 12		ne multiplies a	I/Signed Contro				
		ne multiplies a					
bit 11	-		ation Control b	it(1)			
				current loop ite	eration		
	0 = No effect						
bit 10-8			Level Status b	its			
	111 = 7 DO lo	ops active					
	•						
	001 = 1 DO lo	op active					
	000 = 0 DO lo	ops active					
bit 7		Saturation Ena					
		ator A saturation ator A saturation					
bit 6		Saturation En					
		ator B saturatio					
		ator B saturation					
bit 5	SATDW: Data	a Space Write	from DSP Eng	ine Saturation	Enable bit		
		ce write satura					
	•	ce write satura					
bit 4			uration Mode S	Select bit			
		ration (super s ration (normal					
bit 3			Level Status k	oit 3 ⁽²⁾			
			vel is greater tl				
	0 = CPU inter	rupt priority le	vel is 7 or less				
bit 2			lity in Data Spa	ace Enable bit			
	-	space visible i					
hit 1	-	-	ole in data spac	ce			
bit 1		ng Mode Sele	ct bit ounding enable	-d			
			rounding enable				
bit 0			Itiplier Mode Se				
			or DSP multiply				
	0 = Fractiona	I mode enable	d for DSP mult	tiply ops			

Note 1: This bit will always read as '0'.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

3.5 Arithmetic Logic Unit (ALU)

The dsPIC33FJXXXMCX06/X08/X10 ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the "*dsPIC30F/33F Programmer's Reference Manual*" (DS70157) for information on the SR bits affected by each instruction.

The dsPIC33FJXXXMCX06/X08/X10 CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit-divisor division.

3.5.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier of the DSP engine, the ALU supports unsigned, signed or mixed-sign operation in several MCU multiplication modes:

- 1. 16-bit x 16-bit signed
- 2. 16-bit x 16-bit unsigned
- 3. 16-bit signed x 5-bit (literal) unsigned
- 4. 16-bit unsigned x 16-bit unsigned
- 5. 16-bit unsigned x 5-bit (literal) unsigned
- 6. 16-bit unsigned x 16-bit signed
- 7. 8-bit unsigned x 8-bit unsigned

3.5.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.6 DSP Engine

The DSP engine consists of a high-speed, 17-bit x 17-bit multiplier, a barrel shifter and a 40-bit adder/subtracter (with two target accumulators, round and saturation logic).

The dsPIC33FJXXXMCX06/X08/X10 is a single-cycle, instruction flow architecture; therefore, concurrent operation of the DSP engine with MCU instruction flow is not possible. However, some MCU ALU and DSP engine resources may be used concurrently by the same instruction (e.g., ED, EDAC).

The DSP engine also has the capability to perform inherent accumulator-to-accumulator operations which require no additional data. These instructions are ADD, SUB and NEG.

The DSP engine has various options selected through various bits in the CPU Core Control register (CORCON), as listed below:


- 1. Fractional or integer DSP multiply (IF)
- 2. Signed or unsigned DSP multiply (US)
- 3. Conventional or convergent rounding (RND)
- 4. Automatic saturation on/off for AccA (SATA)
- 5. Automatic saturation on/off for AccB (SATB)
- 6. Automatic saturation on/off for writes to data memory (SATDW)
- 7. Accumulator Saturation mode selection (ACCSAT)

Table 3-1 provides a summary of DSP instructions. A block diagram of the DSP engine is shown in Figure 3-3.

TABLE 3-1:	DSP INSTRUCTIONS
	SUMMARY

Instruction	Algebraic Operation	ACC Write Back
CLR	A = 0	Yes
ED	A = (x - y)2	No
EDAC	A = A + (x - y)2	No
MAC	A = A + (x * y)	Yes
MAC	A = A + x2	No
MOVSAC	No change in A	Yes
MPY	A = x * y	No
MPY	A = x 2	No
MPY.N	A = - x * y	No
MSC	A = A - x * y	Yes

查询dsPIC33FJ128MC506供应商 FIGURE 3-3: DSP ENGINE BLOCK DIAGRAM



查询dsPIC33FJ128MC506供应商 3.6.1 MULTIPLIER

The 17-bit x 17-bit multiplier is capable of signed or unsigned operation and can multiplex its output using a scaler to support either 1.31 fractional (Q31) or 32-bit integer results. Unsigned operands are zero-extended into the 17th bit of the multiplier input value. Signed operands are sign-extended into the 17th bit of the multiplier input value. The output of the 17-bit x 17-bit multiplier/scaler is a 33-bit value which is sign-extended to 40 bits. Integer data is inherently represented as a signed two's complement value, where the MSb is defined as a sign bit. Generally speaking, the range of an N-bit two's complement integer is -2^{N-1} to $2^{N-1} - 1$. For a 16-bit integer, the data range is -32768 (0x8000) to 32767 (0x7FFF) including 0. For a 32-bit integer, the data range is -2,147,483,648 (0x8000 0000) to 2,147,483,647 (0x7FFF FFFF).

When the multiplier is configured for fractional multiplication, the data is represented as a two's complement fraction, where the MSb is defined as a sign bit and the radix point is implied to lie just after the sign bit (QX format). The range of an N-bit two's complement fraction with this implied radix point is -1.0 to $(1 - 2^{1-N})$. For a 16-bit fraction, the Q15 data range is -1.0 (0x8000) to 0.999969482 (0x7FFF) including 0 and has a precision of 3.01518x10⁻⁵. In Fractional mode, the 16 x 16 multiply operation generates a 1.31 product which has a precision of 4.65661 x 10⁻¹⁰.

The same multiplier is used to support the MCU multiply instructions which include integer 16-bit signed, unsigned and mixed sign multiplies.

The MUL instruction may be directed to use byte or word sized operands. Byte operands will direct a 16-bit result, and word operands will direct a 32-bit result to the specified register(s) in the W array.

3.6.2 DATA ACCUMULATORS AND ADDER/SUBTRACTER

The data accumulator consists of a 40-bit adder/subtracter with automatic sign extension logic. It can select one of two accumulators (A or B) as its pre-accumulation source and post-accumulation destination. For the ADD and LAC instructions, the data to be accumulated or loaded can be optionally scaled via the barrel shifter prior to accumulation.

3.6.2.1 Adder/Subtracter, Overflow and Saturation

The adder/subtracter is a 40-bit adder with an optional zero input into one side, and either true, or complement data into the other input. In the case of addition, the Carry/Borrow input is active-high and the other input is true data (not complemented), whereas in the case of subtraction, the Carry/Borrow input is active-low and the other input is complemented. The adder/subtracter generates Overflow Status bits, SA/SB and OA/OB, which are latched and reflected in the STATUS register:

- Overflow from bit 39: this is a catastrophic overflow in which the sign of the accumulator is destroyed.
- Overflow into guard bits 32 through 39: this is a recoverable overflow. This bit is set whenever all the guard bits are not identical to each other.

The adder has an additional saturation block which controls accumulator data saturation, if selected. It uses the result of the adder, the Overflow Status bits described above and the SAT<A:B> (CORCON<7:6>) and ACCSAT (CORCON<4>) mode control bits to determine when and to what value to saturate.

Six STATUS register bits have been provided to support saturation and overflow; they are:

- 1. OA:
 - AccA overflowed into guard bits
- 2. OB:

AccB overflowed into guard bits

3. SA:

AccA saturated (bit 31 overflow and saturation) or

AccA overflowed into guard bits and saturated (bit 39 overflow and saturation)

4. SB: AccB saturat

AccB saturated (bit 31 overflow and saturation) or

AccB overflowed into guard bits and saturated (bit 39 overflow and saturation)

- 5. OAB:
 - Logical OR of OA and OB
- 6. SAB:

Logical OR of SA and SB

The OA and OB bits are modified each time data passes through the adder/subtracter. When set, they indicate that the most recent operation has overflowed into the accumulator guard bits (bits 32 through 39). The OA and OB bits can also optionally generate an arithmetic warning trap when they and the corresponding Overflow Trap Flag Enable bits (OVATE, OVBTE) in the INTCON1 register (refer to **Section 7.0 "Interrupt Controller"**) are set. This allows the user to take immediate action, for example, to correct system gain.

查询dsPIC33FJ128MC506供应商

The SA and SB bits are modified each time data passes through the adder/subtracter, but can only be cleared by the user. When set, they indicate that the accumulator has overflowed its maximum range (bit 31 for 32-bit saturation or bit 39 for 40-bit saturation) and will be saturated (if saturation is enabled). When saturation is not enabled, SA and SB default to bit 39 overflow and, thus, indicate that a catastrophic overflow has occurred. If the COVTE bit in the INTCON1 register is set, SA and SB bits will generate an arithmetic warning trap when saturation is disabled.

The Overflow and Saturation Status bits can optionally be viewed in the STATUS Register (SR) as the logical OR of OA and OB (in bit OAB) and the logical OR of SA and SB (in bit SAB). This allows programmers to check one bit in the STATUS register to determine if either accumulator has overflowed or one bit to determine if either accumulator has saturated. This would be useful for complex number arithmetic, which typically uses both the accumulators.

The device supports three Saturation and Overflow modes:

1. Bit 39 Overflow and Saturation:

When bit 39 overflow and saturation occurs, the saturation logic loads the maximally positive 9.31 (0x7FFFFFFFF) or maximally negative 9.31 value (0x800000000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user. This is referred to as 'super saturation' and provides protection against erroneous data or unexpected algorithm problems (e.g., gain calculations).

- Bit 31 Overflow and Saturation: When bit 31 overflow and saturation occurs, the saturation logic then loads the maximally positive 1.31 value (0x007FFFFFF) or maximally negative 1.31 value (0x0080000000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user. When this Saturation mode is in effect, the guard bits are not used (so the OA, OB or OAB bits are never set).
- 3. Bit 39 Catastrophic Overflow:

The bit 39 Overflow Status bit from the adder is used to set the SA or SB bit, which remains set until cleared by the user. No saturation operation is performed and the accumulator is allowed to overflow (destroying its sign). If the COVTE bit in the INTCON1 register is set, a catastrophic overflow can initiate a trap exception.

3.6.2.2 Accumulator 'Write Back'

The MAC class of instructions (with the exception of MPY, MPY.N, ED and EDAC) can optionally write a rounded version of the high word (bits 31 through 16) of the accumulator that is not targeted by the instruction into data space memory. The write is performed across the X bus into combined X and Y address space. The following addressing modes are supported:

- 1. W13, Register Direct: The rounded contents of the non-target accumulator are written into W13 as a 1.15 fraction.
- [W13]+ = 2, Register Indirect with Post-Increment: The rounded contents of the non-target accumulator are written into the address pointed to by W13 as a 1.15 fraction. W13 is then incremented by 2 (for a word write).

3.6.2.3 Round Logic

The round logic is a combinational block which performs a conventional (biased) or convergent (unbiased) round function during an accumulator write (store). The Round mode is determined by the state of the RND bit in the CORCON register. It generates a 16-bit, 1.15 data value which is passed to the data space write saturation logic. If rounding is not indicated by the instruction, a truncated 1.15 data value is stored and the least significant word is simply discarded.

Conventional rounding zero-extends bit 15 of the accumulator and adds it to the ACCxH word (bits 16 through 31 of the accumulator). If the ACCxL word (bits 0 through 15 of the accumulator) is between 0x8000 and 0xFFFF (0x8000 included), ACCxH is incremented. If ACCxL is between 0x0000 and 0x7FFF, ACCxH is left unchanged. A consequence of this algorithm is that over a succession of random rounding operations, the value tends to be biased slightly positive.

Convergent (or unbiased) rounding operates in the same manner as conventional rounding, except when ACCxL equals 0x8000. In this case, the Least Significant bit (bit 16 of the accumulator) of ACCxH is examined. If it is '1', ACCxH is incremented. If it is '0', ACCxH is not modified. Assuming that bit 16 is effectively random in nature, this scheme removes any rounding bias that may accumulate.

The SAC and SAC.R instructions store either a truncated (SAC), or rounded (SAC.R) version of the contents of the target accumulator to data memory via the X bus, subject to data saturation (see **Section 3.6.2.4 "Data Space Write Saturation"**). For the MAC class of instructions, the accumulator write-back operation will function in the same manner, addressing combined MCU (X and Y) data space though the X bus. For this class of instructions, the data is always subject to rounding.

3.6.2.4 Data Space Write Saturation

In addition to adder/subtracter saturation, writes to data space can also be saturated – but without affecting the contents of the source accumulator. The data space write saturation logic block accepts a 16-bit, 1.15 fractional value from the round logic block as its input, together with overflow status from the original source (accumulator) and the 16-bit round adder. These inputs are combined and used to select the appropriate 1.15 fractional value as output to write to data space memory.

If the SATDW bit in the CORCON register is set, data (after rounding or truncation) is tested for overflow and adjusted accordingly. For input data greater than 0x007FFF, data written to memory is forced to the maximum positive 1.15 value, 0x7FFF. For input data less than 0xFF8000, data written to memory is forced to the maximum negative 1.15 value, 0x8000. The Most Significant bit of the source (bit 39) is used to determine the sign of the operand being tested.

If the SATDW bit in the CORCON register is not set, the input data is always passed through unmodified under all conditions.

3.6.3 BARREL SHIFTER

The barrel shifter is capable of performing up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either of the two DSP accumulators or the X bus (to support multi-bit shifts of register or memory data).

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

The barrel shifter is 40 bits wide, thereby obtaining a 40-bit result for DSP shift operations and a 16-bit result for MCU shift operations. Data from the X bus is presented to the barrel shifter between bit positions 16 to 31 for right shifts and between bit positions 0 to 16 for left shifts.

查询dsPIC33FJ128MC506供应商 NOTES:

查询dsPIC33FJ128MC506供应商

4.0 MEMORY ORGANIZATION

Note: This data sheet summarizes the features of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 3. "Data Memory" (DS70202) and Section 4. "Program Memory" (DS70203) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The dsPIC33FJXXXMCX06/X08/X10 architecture features separate program and data memory spaces and buses. This architecture also allows the direct access of program memory from the data space during code execution.

4.1 Program Address Space

The program address memory space of the dsPIC33FJXXXMCX06/X08/X10 devices is 4M instructions. The space is addressable by a 24-bit value derived from either the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in Section 4.6 "Interfacing Program and Data Memory Spaces".

User access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space. Memory usage for the dsPIC33FJXXXMCX06/X08/X10 family of devices is shown in Figure 4-1.

	dsPIC33FJ64MCXXX	dsPIC33FJ128MCXXX	dsPIC33FJ256MCXXX	
\mathbf{A}	GOTO Instruction	GOTO Instruction	GOTO Instruction	x000000 x000002
T	Reset Address	Reset Address		x000002 x000004
	Interrupt Vector Table	Interrupt Vector Table	Interrupt Vector Table	x0000004
	Reserved	Reserved	Reserved 0	x000100
	Alternate Vector Table	Alternate Vector Table	Alternate vector Table	x000104 x0001FE
pace	User Program Flash Memory (22K instructions)	User Program Flash Memory	User Program	x000200
lory S		(44K instructions)	(88K instructions)	x00AC00
User Memory Space				x0157FE x015800
Us	Unimplemented (Read '0's)	Unimplemented		x02ABFE
		(Read '0's)		x02ABFE
			Unimplemented	
			(Read 'o's)	
-			C	x7FFFFE x800000
	Reserved	Reserved	Reserved	
Space	Device Configuration Registers	Device Configuration Registers		xF7FFFE xF80000 xF80017
Configuration Memory Space	Reserved	Reserved		xF80010
Configure	DEVID (2)	DEVID (2)	DEVID (2)	xFEFFFE xFF0000

FIGURE 4-1: PROGRAM MEMORY MAP FOR dsPIC33FJXXXMCX06/X08/X10 DEVICES

查询dsPIC33FJ128MC506供应商 4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement also provides compatibility with data memory space addressing and makes it possible to access data in the program memory space.

4.1.2 INTERRUPT AND TRAP VECTORS

All dsPIC33FJXXXMCX06/X08/X10 devices reserve the addresses between 0x00000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user at 0x000000, with the actual address for the start of code at 0x000002.

dsPIC33FJXXXMCX06/X08/X10 devices also have two interrupt vector tables located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the many device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the interrupt vector tables is provided in **Section 7.1 "Interrupt Vector Table"**.




FIGURE 4-2: PROGRAM MEMORY ORGANIZATION

查询dsPIC33FJ128MC506供应商 4.2 Data Address Space

The dsPIC33FJXXXMCX06/X08/X10 CPU has a separate 16-bit wide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. Data memory maps of devices with different RAM sizes are shown in Figure 4-3 through Figure 4-5.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This arrangement gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility area (see Section 4.6.3 "Reading Data from Program Memory Using Program Space Visibility").

dsPIC33FJXXXMCX06/X08/X10 devices implement a total of up to 30 Kbytes of data memory. Should an EA point to a location outside of this area, an all-zero word or byte will be returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes of each word have even addresses, while the Most Significant Bytes have odd addresses.

4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] microcontrollers and improve data space memory usage efficiency, the dsPIC33FJXXXMCX06/X08/X10 instruction set supports both word and byte operations. As a consequence of byte accessibility, all effective address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word that contains the byte, using the LSb of any EA to determine which byte to select. The selected byte is placed onto the LSb of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register which matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed; if it occurred on a write, the instruction will be executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A sign-extend instruction (SE) is provided to allow users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, users can clear the MSb of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

4.2.3 SFR SPACE

The first 2 Kbytes of the Near Data Space, from 0x0000 to 0x07FF, is primarily occupied by Special Function Registers (SFRs). These are used by the dsPIC33FJXXXMCX06/X08/X10 core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'.


Note: The actual set of peripheral features and interrupts varies by the device. Please refer to the corresponding device tables and pinout diagrams for device-specific information.

4.2.4 NEAR DATA SPACE

The 8-Kbyte area between 0x0000 and 0x1FFF is referred to as the Near Data Space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a working register as an Address Pointer.

查询dsPIC33FJ128MC506供应商


FIGURE 4-3: DATA MEMORY MAP FOR dsPIC33FJXXXMCX06/X08/X10 DEVICES WITH 8 KBS RAM



查询dsPIC33FJ128MC506供应商 FIGURE 4-4: DATA MEMORY MAP FOR dsPIC33FJXXXMCX06/X08/X10 DEVICES WITH 16 KB RAM LSB MSB Address Address 16 bits MSB LSB 0x0000 0x0001 2 Kbyte SFR Space SFR Space 8 Kbyte 0x07FE 0x07FF Near 0x0800 0x0801 Data Space X Data RAM (X) 0x1FFF 0x1FFE 0x27FF 16 Kbyte 0x27FE 0x2801 SRAM Space 0x2800 Y Data RAM (Y) 0x3FFF 0x3FFE 0x4001 0x4000 DMA RAM 0x47FF 0x47FE 0x4801 0x4800 0x8001 0x8000 X Data Unimplemented (X) Optionally Mapped into Program Memory 0xFFFF 0xFFFE Т

查询dsPIC33FJ128MC506供应商

FIGURE 4-5: DATA MEMORY MAP FOR dsPIC33FJXXXMCX06/X08/X10 DEVICES WITH 30 KB



查询dsPIC33FJ128MC506供应商

4.2.5 X AND Y DATA SPACES

The core has two data spaces, X and Y. These data spaces can be considered either separate (for some DSP instructions) or as one unified linear address range (for MCU instructions). The data spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X data space is used by all instructions and supports all addressing modes. There are separate read and write data buses for X data space. The X read data bus is the read data path for all instructions that view data space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y data space is used in concert with the X data space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to provide two concurrent data read paths.

Both the X and Y data spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X data space.

All data memory writes, including in DSP instructions, view data space as combined X and Y address space. The boundary between the X and Y data spaces is device-dependent and is not user-programmable.

All effective addresses are 16 bits wide and point to bytes within the data space. Therefore, the data space address range is 64 Kbytes, or 32K words, though the implemented memory locations vary by device.

4.2.6 DMA RAM

Every dsPIC33FJXXXMCX06/X08/X10 device contains 2 Kbytes of dual ported DMA RAM located at the end of Y data space. Memory locations is part of Y data RAM and is in the DMA RAM space are accessible simultaneously by the CPU and the DMA controller module. DMA RAM is utilized by the DMA controller to store data to be transferred to various peripherals using DMA, as well as data transferred from various peripherals using DMA. The DMA RAM can be accessed by the DMA controller without having to steal cycles from the CPU.

When the CPU and the DMA controller attempt to concurrently write to the same DMA RAM location, the hardware ensures that the CPU is given precedence in accessing the DMA RAM location. Therefore, the DMA RAM provides a reliable means of transferring DMA data without ever having to stall the CPU.

查记	自dsI	<u> </u>	C3	3F	J1	.28	3 M(25	06	供	Ń	窗	<u>]</u>						T	r	T	r	r	1	1														
	AII Resets	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0800	XXXX	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	XXXX	XXXX	XXXX	xx00	XXXX	00xx	0000	0020	0000	XXXX	XXXX
	Bit 0																														0		0		c	Ŀ		0	1
	Bit 1																											egister							Z	RND	XWM<3:0>		
	Bit 2																									tegister	tegister	s Pointer Re				DOSTARTH<5:0>		DOENDH	VO	PSV	MWX		
	Bit 3																									High Byte R	ss Pointer F	age Addres:				DOSTAF		DOE	Z	IPL3			
	Bit 4																									Program Counter High Byte Register	Table Page Address Pointer Register	Program Memory Visibility Page Address Pointer Register							RA	ACCSAT			
	Bit 5																									Progra	Table F	am Memory							IPL0	SATDW	<3:0>		
	Bit 6																		ster	ster	ister	ster	ster	ister	gister			Progra	er			Ι		I	IPL1	SATB	YWM<3:0>		
	Bit 7	gister 0	gister 1	gister 2	gister 3	gister 4	gister 5	gister 6	gister 7	gister 8	gister 9	gister 10	gister 11	gister 12	gister 13	gister 14	gister 15	Stack Pointer Limit Register	Accumulator A Low Word Register	Accumulator A High Word Register	Accumulator A Upper Word Register	Accumulator B Low Word Register	Accumulator B High Word Register	Accumulator B Upper Word Register	Program Counter Low Word Register				Repeat Loop Counter Register	<15:0>	1>	-	۸	I	IPL2	SATA			
	Bit 8	Working Register 0	Working Register 1	Working Register 2	Working Register 3	Working Register 4	Working Register 5	Working Register 6	Working Register 7	Working Register 8	Working Register 9	Working Register 10	Working Register 11	Working Register 12	Working Register 13	Working Register 14	Working Register 15	k Pointer Li	llator A Low	lator A High	ator A Uppe	llator B Low	lator B High	ator B Uppe	Counter Lo	-	Ι		at Loop Cou	DCOUNT<15:0>	DOSTARTL<15:1>	-	DOENDL<15:1>		DC			XS<15:1>	XE<15:1> in hexadecin
	Bit 9		-			-	-	-	-	-	-	~	_	~	~	~	~	Stac	Accumu	Accumu	Accumula	Accumu	Accumu	Accumula	Program		I		Repe		DOST		DOE		DA	DL<2:0>	<3:0>	×	A shown in
	Bit 10																									Ι	I					Ι			SAB		BWM<3:0>		t values ar
	Bit 11																										I	1							OAB	EDT			asaA ,∪, s
ИАР	Bit 12																										I								SB	NS			ted read a
TERS N	Bit 13																									Ι	I	Ι				Ι			SA		Ι		nimolemen
CPU CORE REGISTERS MAP	Bit 14																										I								OB	I	YMODEN		seat — =
CORE	Bit 15																										I								OA		XMODEN		alite on Re
СРЦ	SFR Addr E	0000	0002	0004	0006	0008	000A	000C	000E	0010	0012	0014	0016	0018	001A	001C	001E	0020	0022	0024	0026	0028	002A	002C	002E	0030	0032	0034	0036	0038	003A	003C	003E	0040	0042	0044	0046 XN	0048	XE<15:1> XE<15:1> x = intervent values are shown in hevaderimat
TABLE 4-1:																		õ							ŏ	Õ									Õ				D
TABL	SFR Name	WREG0	WREG1	WREG2	WREG3	WREG4	WREG5	WREG6	WREG7	WREG8	WREG9	WREG10	WREG11	WREG12	WREG13	WREG14	WREG15	SPLIM	ACCAL	ACCAH	ACCAU	ACCBL	ACCBH	ACCBU	PCL	PCH	TBLPAG	PSVPAG	RCOUNT	DCOUNT	DOSTARTL	DOSTARTH	DOENDL	DOENDH	SR	CORCON	MODCON	XMODSRT	XMODEND

查询d	sPIC	33	FJ	[12	281	MC	50	6供应商
	AII Resets	XXXX	XXXX	XXXX	XXXX	0000	0000	
	Bit 0	0	1			RL_BSR	RL_SSR	
	Bit 1					IR_BSR	IR_SSR	
	Bit 2					IW_BSR	IW_SSR	
	Bit 3							
	Bit 4						I	
	Bit 5				egister	Ι	Ι	
	Bit 6				Disable Interrupts Counter Register		Ι	
	Bit 7			XB<14:0>	e Interrupts	Ι	Ι	- Jan
	Bit 8	YS<15:1>	YE<15:1>		Disable		Ι	hexadecin
	Bit 9	~	Y					e shown in
JED)	Bit 10							'o'. Reset values are shown in hexadecimal
ONTINU	Bit 11					-		as 'o'. Res
MAP(C	Bit 12						Ι	ited, read a
STERS	Bit 13						Ι	unimpleme
E REGIS	Bit 14				Ι	Ι	Ι	eset, — = -
CPU CORE REGISTERS MAP(CONTINUED)	Bit 15			BREN	I	I	I	x = unknown value on Reset, — = unimplemented, read as
	SFR Addr	004C	004E	0050	0052	0250	0752	x = unknow
TABLE 4-1:	SFR Name	YMODSRT	YMODEND	XBREV	DISICNT	BSRAM	SSRAM	Legend:

查询dsPIC33FJ128MC506供应商

TABLE	:4-2:	CHAN	NGE NO	TABLE 4-2: CHANGE NOTIFICATION REGI	'ION RE	GISTER	ISTER MAP FOR dsPIC33FJXXXMCX10 DEVICES	OR dsP	IC33FJ)	XXXMC	X10 DEV	/ICES						
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 14 Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0900	CN15IE	CN14IE	CNEN1 0060 CN15IE CN14IE CN13IE CN12IE	CN12IE	CN11IE CN10IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE CN0IE		0000
CNEN2 0062	0062	Ι	I	1	I	I	I		I	CN23IE	CN22IE CN21IE	CN21IE	CN20IE	CN19IE	CN18IE	CN19IE CN18IE CN17IE CN16IE		0000
CNPU1	0068	CN15PUE	CN14PUE	CNPUT 0068 CN15PUE CN14PUE CN13PUE CN12PUE CN11PUE CN10PUE CN9PUE CN8PUE CN7PUE CN6PUE CN6PUE CN3PUE CN2PUE CN7PUE CN7PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CNOPUE	0000
CNPU2 006A	006A	Ι	I	Ι	Ι	I	I		I	CN23PUE	CN22PUE	CN21PUE	CN20PUE	CN19PUE	CN18PUE	CN23PUE CN22PUE CN21PUE CN20PUE CN19PUE CN18PUE CN17PUE CN16PUE	CN16PUE	0000
Legend:	n = x	nknown valt	ue on Reset	Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	olemented, I	read as '0'.	Reset value	es are show	n in hexade	cimal.								

AEDIC33E IXXXMCX08 DEVICES
DECICTED
E NOTIEICATION
JUNNIC .
TABLE 1.2

14	VI	-	_	_	_	
	All Resets	0000	0000	0000	0000	
	Bit 0	CNOIE	CN16IE	CN0PUE	CN16PUE	
	Bit 1	CN1IE	CN17IE	CN1PUE	CN17PUE	
	Bit 2	CN2IE	CN18IE	CN2PUE	CN18PUE	
	Bit 3	CN3IE	CN19IE	CN3PUE	CN19PUE	
	Bit 4	CN4IE CN3IE CN2IE CN1IE	CN21IE CN20IE CN19IE CN18IE CN17IE CN16IE	CN4PUE	CN21PUE CN20PUE CN19PUE CN18PUE CN17PUE CN16PUE 0000	
VICES	Bit 6 Bit 5	CN5IE	CN21IE	CN5PUE	CN21PUE	
	Bit 6	CN6IE	-	CN6PUE	-	
NINA	Bit 7	CN7IE		CN7PUE		
10001	Bit 8	CN8IE		CN8PUE		the barrent
JSD NO.	Bit 9	CN9IE	Ι	CN9PUE	Ι	
	Bit 11 Bit 10	CN11IE CN10IE CN9IE	Ι	CN10PUE	Ι	C
כוטובו	Bit 11	-	Ι	CN11PUE	Ι	1 - 1 1
	Bit 12	CN12IE	Ι	CN12PUE	Ι	
NILICA	Bit 13	CN13IE	—	CN13PUE	—	
סע שטע	Bit 15 Bit 14 Bit 13 Bit 12	CN14IE	Ι	CN14PUE	Ι	
	Bit 15	0060 CN15IE CN14IE CN13IE CN12IE	Ι	CNPUT 0068 CN15PUE CN14PUE CN13PUE CN12PUE CN11PUE CN10PUE CN9PUE CN8PUE CN8PUE CN5PUE CN5PUE CN3PUE CN2PUE CN7PUE CN0PUE 0000		
. 4-0.	SFR Addr	0900	0062	0068	006A	
IADLE	SFR Name	CNEN1	CNEN2	CNPU1	CNPU2 006A	

x = unknown value on Reset, — = unimplemented, read as 'o'. Reset values are shown in hexadecimal. Legend:

CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJXXXMCX06 DEVICES TABLE 4-4:

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 14 Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0900	CN15IE	CN14IE	CNEN1 0060 CN15IE CN14IE CN13IE CN12IE	CN12IE	CN11IE CN10IE CN9IE	CN10IE		CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE CN0IE	CNOIE	0000
CNEN2 0062	0062		Ι	Ι	I	I	Ι	-	I	Ι	I	CN21IE CN20IE	CN20IE		CN18IE	CN18IE CN17IE CN16IE	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CNPU1 0068 CN15PUE CN14PUE CN13PUE CN12PUE CN1	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	17PUE CN10PUE CN9PUE CN8PUE CN7PUE CN6PUE CN5PUE CN5PUE CN3PUE CN2PUE CN1PUE CN0PUE 0000	CNOPUE	0000
CNPU2 006A	006A		Ι	Ι	I	I	Ι	-	I	I	I	CN21PUE CN20PUE	CN20PUE	I	CN18PUE	CN18PUE CN17PUE CN16PUE 0000	CN16PUE	0000

= unimplemented, read as '0'. Reset values are shown in hexadecimal. I x = unknown value on Reset, Legend:

創ds	PIC	33F	J1	.28	BMC	50)6住	共区	Ì	氢				1	1	1																
	All Resets	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	4444	4444	4444	0444	4044	4444	4444	4444	4444	4444	4444	4404	4444	4444	0444	4040	0444	4444	0000
	Bit 0	1	INTOEP	INTOIF	SI2C1IF	SPI2EIF	T7IF	FLTBIF	INTOIE	SI2C1IE	SPI2EIE	T7IE	FLTBIE							_		^							Ι		_	
	Bit 1	OSCFAIL	INT1EP	IC1IF	MI2C1IF	SPI2IF	SI2C2IF	U1EIF	IC1IE	MI2C1IE	SPI2IE	SI2C2IE	U1EIE	NT0IP<2:0>	DMA0IP<2:0>	T3IP<2:0>	U1TXIP<2:0>	SI2C1IP<2:0>	INT1IP<2:0>	DMA2IP<2:0>	T5IP<2:0>	SPI2EIP<2:0>	DMA3IP<2:0>	IC6IP<2:0>	OC8IP<2:0>	T7IP<2:0>	T9IP<2:0>	C2IP<2:0>	-	FLTBIP<2:0>	DMA6IP<2:0>	
	Bit 2	STKERR	INT2EP	OC1IF	I	C1RXIF	MI2C2IF	UZEIF	OC1IE	Ι	C1RXIE	MI2C2IE	U2EIE	2	D		Ū	SI	2I	DN		SF	DN	1	0		•	0	Ι	FI	DN	
	Bit 3	ADDRERR	INT3EP	T11F	CNIF	C1IF	T8IF	I	T1IE	CNIE	C1IE	T8IE	Ι			I		Ι	Ι		Ι	I	Ι		Ι				-	Ι	-	VECNUM<6:0>
	Bit 4	MATHERR	INT4EP	DMA0IF	INT1IF	DMA3IF	T9IF	DMA6IF	DMAOIE	INT11E	DMA3IE	T9IE	DMA6IE												Ι							VEC
	Bit 5	DMACERR	ļ	IC2IF	AD2IF	IC3IF	INT3IF	DMA7IF	IC2IE	AD2IE	IC3IE	INT3IE	DMA7IE	IC1IP<2:0>	IC2IP<2:0>	SPI1EIP<2:0>	AD11P<2:0>	MI2C1IP<2:0>	AD2IP<2:0>	OC3IP<2:0>	NT2IP<2:0>	SPI2IP<2:0>	IC3IP<2:0>	OC5IP<2:0>	I	SI2C2IP<2:0>	INT3IP<2:0>	PWMIP<2:0>	DMA5IP<2:0>	U1EIP<2:0>	DMA7IP<2:0>	
	Bit 6	DIVOERR [1	OC2IF	IC7IF	IC4IF	INT4IF	C1TXIF	OC2IE	IC7IE	IC4IE	INT4IE	C1TXIE			S	1	M	1)	-	0,)	1	S	-	Ъ.	D	1	D	
	Bit 7	SFTACERR	I	T2IF	IC8IF	IC5IF	C2RXIF	C2TXIF	T2IE	IC8IE	IC5IE	C2RXIE	C2TXIE	I	I	I	1	Ι	Ι	1	I		Ι	1	I	Ι	I	I	Ι	Ι	Ι	I
	Bit 8	COVTE	I	T3IF	DMA2IF	IC6IF	C2IF	I	T3IE	DMA2IE	IC6IE	C2IE	I	^	^	^	<	1		^	~	~		^	4	~	^		-	^	4	
Р	Bit 9	OVBTE	I	SPI1EIF	OC3IF	OC5IF	PWMIF	I	SP11EIE	OC3IE	OC5IE	PWMIE	Ι	0C1IP<2:0>	0C2IP<2:0>	SPI1IP<2:0>	DMA1IP<2:0>	Ι	IC7IP<2:0>	0C4IP<2:0>	U2RXIP<2:0>	C1RXIP<2:0>	IC4IP<2:0>	OC6IP<2:0>	DMA4IP<2:0>	MI2C2IP<2:0>	INT4IP<2:0>	QEIIP<2:0>	-	U2EIP<2:0>	C1TXIP<2:0>	< <u>.</u>
ER M/	Bit 10	OVATE		SPI11F	OC4IF	OC6IF	QEIIF		SPI1IE	OC4IE	OC6IE	QEIIE	Ι	0	0	0	D	Ι		0	D	с О		0	D	Μ	-	0	Ι		C	ILR<3:0>
REGISI	Bit 11	COVBERR	I	U1RXIF	T4IF	OC7IF	I	I	U1RXIE	T4IE	OC7IE	Ι	Ι	I	I	I	Ι	Ι	Ι	Ι	Ι	I	Ι	Ι	Ι	Ι	I	Ι	Ι	Ι	Ι	
INTERRUPT CONTROLLER REGISTER MAP	Bit 12	COVAERR	I	U1TXIF	T5IF	OC8IF	ļ	I	U1TXIE	T5IE	OC8IE	1	I				1				•						_	I		I	_	1
CONTR	Bit 13	OVBERR (1	AD1IF	INT2IF	1	DMA5IF	1	AD1IE	INT2IE	Ι	DMA5IE	Ι	T1IP<2:0>	T2IP<2:0>	U1RXIP<2:0>	-	CNIP<2:0>	IC8IP<2:0>	T4IP<2:0>	U2TXIP<2:0>	C1IP<2:0>	IC5IP<2:0>	0C7IP<2:0>	T6IP<2:0>	T8IP<2:0>	C2RXIP<2:0>	1	FLTAIP<2:0>	Ι	C2TXIP<2:0>	I
RRUPT	Bit 14	OVAERR	DISI	DMA1IF	U2RXIF	DMA4IF	I	I	DMA1IE	U2RXIE	DMA4IE		Ι								ſ)			0	I	4	Ι	0	I
INTE	Bit 15	NSTDIS	ALTIVT		U2TXIF	T6IF	FLTAIF			U2TXIE	TGIE	FLTAIE																				
4-5:	SFR Addr	0080	0082	0084	0086	0088	008A	008C	0094	0096	8600	A000	009C	00A4	00A6	00A8	00AA	00AC	00AE	00B0	00B2	00B4	00B6	00B8	00BA	00BC	00BE	00C0	00C2	00C4	00C6	00E0
TABLE 4	SFR Name	INTCON1	INTCON2	IFS0	IFS1	IFS2	IFS3	IFS4	IEC0	IEC1	IEC2	IEC3	IEC4	IPC0	IPC1	IPC2	IPC3	IPC4	IPC5	IPC6	IPC7	IPC8	IPC9	IPC10	IPC11	IPC12	IPC13	IPC14	IPC15	IPC16	IPC17	INTTREG

© 2009 Microchip Technology Inc.

查	询ds	PI	C3:	3F.	J1:	281	MC	50	6伊	t应	ZÈ	5																					
	All Resets	XXXXX	FFFF	0000	XXXX	XXXXX	XXXX	FFFF	FFFF	0000	0000	XXXX	XXXX	XXXXX	FFFF	FFFF	0000	0000	XXXX	XXXX	XXXX	FFFF	FFFF	0000	0000	XXXXX	XXXX	XXXX	FFFF	FFFF	0000	0000	
	Bit 0			I						Ι	Ι						Ι	Ι						I	Ι						Ι	I	
	Bit 1			TCS						TCS	TCS						TCS	TCS						TCS	TCS						TCS	TCS	
	Bit 2			TSYNC						Ι	I						I	Ι						I	I						Ι	I	
	Bit 3			I						T32	I						T32	Ι						T32	Ι						T32	I	
	Bit 4			<1:0>						<1:0>	<1:0>						<1:0>	<1:0>						<1:0>	<1:0>						<1:0>	<1:0>	
	Bit 5			TCKPS<1:0>		(YIL)				TCKPS<1:0>	TCKPS<1:0>		(TCKPS<1:0>	TCKPS<1:0>		(TCKPS<1:0>	TCKPS<1:0>		(TCKPS<1:0>	TCKPS<1:0>	
	Bit 6			TGATE		Timer3 Holding Register (for 32-bit timer operations only)				TGATE	TGATE		Timer5 Holding Register (for 32-bit operations only)				TGATE	TGATE		Timer7 Holding Register (for 32-bit operations only)				TGATE	TGATE		Timer9 Holding Register (for 32-bit operations only)				TGATE	TGATE	
	Bit 7	Register	egister 1	I	Timer2 Register	32-bit timer	Register	Period Register 2	Period Register 3	Ι	I	Register	for 32-bit ope	Register	Period Register 4	Period Register 5	I	Ι	Register	for 32-bit ope	Timer7 Register	Period Register 6	Period Register 7	I	Ι	Register	for 32-bit ope	Register	Period Register 8	Period Register 9	Ι	I	ecimal.
	Bit 8	Timer1 Register	Period Register 1	1	Timer2 F	Register (for	Timer3 Register	Period R	Period R	1	I	Timer4 Register	ng Register (Timer5 Register	Period R	Period R	I	1	Timer6 Register	ng Register (Timer7 F	Period R	Period R	I	1	Timer8 Register	ng Register (Timer9 Register	Period R	Period R	1	1	. Reset values are shown in hexadecimal
	Bit 9			I		er3 Holding							imer5 Holdir							imer7 Holdir				I			imer9 Holdir					I	les are sho
	Bit 10			I		Tim				Ι	I		Г				I	Ι		Г				I	Ι		L				Ι	I	. Reset valu
	Bit 11			I						Ι	I						I	Ι						I	Ι						Ι	I	, read as 'o'
IAP	Bit 12			1						Ι	Ι						Ι	Ι						I	Ι						Ι	I	plemented
TIMER REGISTER MAP	Bit 13			TSIDL						TSIDL	TSIDL						TSIDL	TSIDL						TSIDL	TSIDL						TSIDL	TSIDL	\mathbf{x} = unknown value on Reset, — = unimplemented, read as 'o
R REGI	Bit 14			-																				I							—	I	lue on Rese
TIME	Bit 15			TON						TON	TON						TON	TON						TON	TON						TON	TON	nknown va
4-6:	SFR Addr	0100	0102	0104	0106	0108	010A	010C	010E	0110	0112	0114	0116	0118	011A	011C	011E	0120	0122	0124	0126	0128	012A	012C	012E	0130	0132	0134	0136	0138	013A	013C	n = x
TABLE 4-6:	SFR Name	TMR1	PR1	T1CON	TMR2	TMR3HLD	TMR3	PR2	PR3	T2CON	T3CON	TMR4	TMR5HLD	TMR5	PR4	PR5	T4CON	T5CON	TMR6	TMR7HLD	TMR7	PR6	PR7	T6CON	T7CON	TMR8	TMR9HLD	TMR9	PR8	PR9	T 8CON	T9CON	Legend:

TABLE 4-7:		INPUT CAPTURE REGISTER MAP	SAPTU	RE REG	SISTER	MAP												Jul
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1BUF	0140								Input 1 Cé	Input 1 Capture Register	er							XXXX
IC1CON	0142	Ι		ICSIDL	I			Ι	-	ICTMR	ICI<1:0>	<0:	ICOV	ICBNE		ICM<2:0>		0000
IC2BUF	0144								Input 2 Cé	Input 2 Capture Register	er							xxxx
IC2CON	0146	Ι	Ι	ICSIDL					-	ICTMR	ICI<1:0>	<0:	ICOV	ICBNE		ICM<2:0>		0000
IC3BUF	0148								Input 3 C	Input 3 Capture Register	er							xxxx
IC3CON	014A	Ι	Ι	ICSIDL					-	ICTMR	ICI<1:0>	<0:	ICOV	ICBNE		ICM<2:0>		0000
IC4BUF	014C								Input 4 Cé	Input 4 Capture Register	er							xxxx
IC4CON	014E	Ι	Ι	ICSIDL						ICTMR	ICI<1:0>	<0:	ICOV	ICBNE		ICM<2:0>		0000
IC5BUF	0150								Input 5 Cé	Input 5 Capture Register	er							xxxx
IC5CON	0152	Ι		ICSIDL	I			I	-	ICTMR	ICI<1:0>	<0:	ICOV	ICBNE		ICM<2:0>		0000
IC6BUF	0154								Input 6 Ca	Input 6 Capture Register	er							XXXX
IC6CON	0156	Ι	Ι	ICSIDL						ICTMR	ICI<1:0>	<0:	ICOV	ICBNE		ICM<2:0>		0000
IC7BUF	0158								Input 7 Cé	Input 7 Capture Register	er							XXXX
IC7CON	015A	Ι	Ι	ICSIDL	Ι		Ι	Ι	Ι	ICTMR	ICI<1:0>	<0:	ICOV	ICBNE		ICM<2:0>		0000
IC8BUF	015C								Input 8 Cé	Input 8 Capture Register	er							XXXX
IC8CON	015E	Ι	I	ICSIDL	I		I	Ι	Ι	ICTMR	ICI<1:0>	<0:	ICOV	ICBNE		ICM<2:0>		0000
Legend:	x = unkn	\mathbf{x} = unknown value on Reset, — = unimplemented, read	n Reset, -	– = unimple	smented, r€	ead as 'o'.	Reset valu	as '0'. Reset values are shown in hexadecimal	wn in hexa	decimal.								

查询dsPIC33FJ128MC506供应商

TABLE 4-8:		OUTPUT COMPARE REGISTER	r com	ARE R	EGIST	ER MAP	Ь											
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1RS	0180							Outp	out Compare	Output Compare 1 Secondary Register	ary Register							XXXX
OC1R	0182								Output Co	Output Compare 1 Register	gister							XXXX
OC1CON	0184	1		OCSIDL		Ι		1	I		I	Ι	OCFLT	OCTSEL		OCM<2:0>		0000
OC2RS	0186							Outp	out Compare	Output Compare 2 Secondary Register	ary Register							XXXX
OC2R	0188								Output Co	Output Compare 2 Register	gister							XXXX
OC2CON	018A	1		OCSIDL	I	Ι		I			I	I	OCFLT	OCTSEL		OCM<2:0>		0000
OC3RS	018C							Outp	out Compare	Output Compare 3 Secondary Register	ary Register							XXXX
OC3R	018E								Output Co	Output Compare 3 Register	gister							XXXX
OC3CON	0190	1		OCSIDL		I		1	I		I	I	OCFLT	OCTSEL		OCM<2:0>		0000
OC4RS	0192							Outp	out Compare	Output Compare 4 Secondary Register	ary Register							XXXX
OC4R	1 610								Output Co	Output Compare 4 Register	gister							XXXX
OC4CON	0196			OCSIDL	Ι	Ι	-	1				Ι	OCFLT	OCTSEL		OCM<2:0>		0000
OC5RS	0198							Outp	ut Compare	Output Compare 5 Secondary Register	ary Register							XXXX
OC5R	A910								Output Co	Output Compare 5 Register	gister							XXXX
OC5CON	019C	I		OCSIDL		Ι		1	I		I	I	OCFLT	OCTSEL		OCM<2:0>		0000
OC6RS	019E							Outp	out Compare	Output Compare 6 Secondary Register	ary Register							XXXX
OC6R	01A0								Output Co	Output Compare 6 Register	gister							XXXX
OCECON	01A2			OCSIDL	Ι	Ι		1				Ι	OCFLT	OCTSEL		OCM<2:0>		0000
OC7RS	01A4							Outp	ut Compare	Output Compare 7 Secondary Register	ary Register							XXXX
OC7R	01A6								Output Co	Output Compare 7 Register	gister							XXXX
OC7CON	01A8			OCSIDL		Ι	Ι			Ι	Ι	Ι	OCFLT	OCTSEL		OCM<2:0>		0000
OC8RS	01AA							Outp	ut Compare	Output Compare 8 Secondary Register	ary Register							XXXX
OC8R	01AC								Output Co	Output Compare 8 Register	gister							XXXX
OC8CON	01AE	I		OCSIDL		Ι		1		Ι	I	Ι	OCFLT	OCTSEL		OCM<2:0>		0000
Legend:	x = unkno	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	n Reset, –	– = unimple	smented, r	ead as 'o'.	Reset valu	ies are sho	wn in hexa	tdecimal.								

TABLE 4-9:	.6	8-OU	IPUT F	8-OUTPUT PWM REGISTER MAP	EGISTE	ER MAF	0												查询。
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State	lsP
P1TCON	01C0	PTEN		PTSIDL				Ι			PTOPS<3:0>	<3:0>		PTCKPS<1:0>	3<1:0>	PTMOD<1:0>	<1:0>	0000 0000 0000 0000	IC
P1TMR	01C2	PTDIR							PWM Timer Count Value Register	- Count Val	ue Registe							0000 0000 0000 0000	33F
P1TPER	01C4	Ι							PWM Time Base Period Register	Base Peri	od Register							0000 0000 0000 0000	÷J1
P1SECMP	01C6	SEVTDIR						ΡM	PWM Special Event Compare Register	Event Com	ipare Regis	ster						0000 0000 0000 0000	128
PWM1CON1 01C8	01C8	I	I	I	I	PMOD4	PMOD3	PMOD3 PMOD2 PMOD1	PMOD1	PEN4H	PEN3H	PEN2H	PEN1H	PEN4L	PEN3L	PEN2L	PEN1L	0000 0000 1111 1111	3M(
PWM1CON2 01CA	01CA	I	I	I	I		SEVOF	SEVOPS<3:0>			I	I	I	I	IUE	OSYNC	NDIS	0000 0000 0000 0000	250
P1DTCON1	01CC	DTBPS<1:0>	<1:0>			DTB<	DTB<5:0>			<0:1>STAPS<1:0>	\$<1:0>			DTA<5:0>	5:0>			0000 0000 0000 0000)6(
P1DTCON2	01CE	I	-	—	I		Ι	Ι		DTS4A	DTS4I	DTS3A	DTS3I	DTS2A	DTS2I	DTS1A	DTS11	0000 0000 0000 0000	共
P1FLTACON 01D0		FAOV4H	FAOV4L	FAOV3H	FAOV3L	FAOV2H	FAOV2L	FAOV1H	FAOV1L	FLTAM	I	I	I	FAEN4	FAEN3	FAEN2	FAEN1	0000 0000 0000 0000	\\/ F
P1FLTBCON 01D2	01D2	FBOV4H	FB0V4L	FBOV3H FBOV3L	FBOV3L	FBOV2H	FBOV2L	FBOV2L FBOV1H FBOV1L	FBOV1L	FLTBM	Ι	I	I	FBEN4	FBEN3	FBEN2	FBEN1	0000 0000 0000 0000	茵
P10VDCON 01D4	01D4	POVD4H POVD4L POVD3H POVD3L POVD2H	POVD4L	РОИВЗН	POVD3L	POVD2H	POVD2L	POVD2L POVD1H POVD1L POUT4H POUT4L POUT3H POUT3L	POVD1L	POUT4H	POUT4L	РОИТЗН	POUT3L	POUT2H	POUT2L	POUT2H POUT2L POUT1H POUT1L	POUT1L	1111 1111 0000 0000	
P1DC1	01D6							PWI	PWM Duty Cycle #1 Register	ile #1 Regi	ster							0000 0000 0000 0000	
P1DC2	01D8							PWI	PWM Duty Cycle #2 Register	ile #2 Regi	ster							0000 0000 0000 0000	
P1DC3	01DA							PWI	PWM Duty Cycle #3 Register	ile #3 Regi	ster							0000 0000 0000 0000	
P1DC4	01DC							PWI	PWM Duty Cycle #4 Register	ile #4 Regi	ster							0000 0000 0000 0000	
Legend: u	= uninit	u = uninitialized bit,	— = unin	— = unimplemented, read as '0'	l, read as	,0,													1

© 2009 Microchip Technology Inc.

0000 0000 0000

TBF

RBF

R

S

٩

P_A

I2COV

IWCOL

ADD10

GCSTAT

BCL T

> L T

> > I

T T

TRSTAT

ACKSTAT

0208 020A 020C

I2C1STAT I2C1ADD

I L

Address Mask Register

unimplemented, read as '0'. Reset values are shown in hexadecimal.

п

x = unknown value on Reset,

I

I2C1MSK Legend:

Address Register

查询d

	-
	_
МАР	-
~	
QEI REGISTEI	_
GEI	_
E 4-10:	
TABLE 4	

) JdsP	1 <u>C</u> 8	33 8	F J oo	12	3MC506	供应	商	_	_	
state	0000 0000 0000 0000	33 0000 0000 0000 0000	0000 0000 0000 0000	111 111	<u>3MC506</u>	All Resets	0000	0 0 FF	0000	1000
Reset State	0 0000 0	0 0000 0	0 0000 0	1 1111 1		Bit 0				SEN
		000	000	111		Bit 1				RSEN
Bit 0	UPDN_SRC	Ι				Bit 2				PEN
Bit 1	TQCS	Ι				Bit 3	gister	gister	egister	RCEN
Bit 2	POSRES	Ι				Bit 4	Receive Register	Transmit Register	Baud Rate Generator Register	ACKEN F
Bit 3	<1:0>	I				Bit 5			ud Rate G	ACKDT A
Bit 4	TQCKPS<1:0>								Bai	
		2:0>				Bit 6				STREN
Bit 5	- TQGATE	QECK<2:0>				Bit 7				GCEN
Bit 6	PCDOUT		nter<15:0>	unt<15:0>		Bit 8	1	I		SMEN
Bit 7	SWPAB	QEOUT	Position Counter<15:0>	Maximum Count<15:0>		Bit 9	1	Ι	Ι	DISSLW
Bit 8	6	CEID	Po	Ма		Bit 10	1			A10M
Bit 9	QEIM<2:0>	IMV<1:0>								
Bit 10		١М٧				Bit 11				L IPMIEN
Bit 11	UPDN				as 'o'	Bit 12	I	Ι	Ι	SCLREL
Bit 12	XONI	I			ied, read	Bit 13	I	Ι	Ι	I2CSIDL
Bit 13	QEISIDL	-			TER M	Bit 14				
Bit 14	Ι				SEGIS					z
Bit 15	CNTERR				 u = uninitialized bit, — = unimplemented, read as '0' 4-11: I2C1 REGISTER MAP 	Bit 15				I2CEN
Addr	01E0	01E2	01E4	01E6	. = uninit. -11:	SFR Addr	0200	0202	0204	0206
SFR Name	QE11CON	DFLT1CON 01E2	POS1CNT	MAX1CNT	Legend: u = uninitialized bit, — = unimplemented, re TABLE 4-11: 12C1 REGISTER MAP	SFR Name	I2C1RCV	I2C1TRN	I2C1BRG	I2C1CON

TABLE 4	-12:	TABLE 4-12: I2C2 REGISTER MAP	SISTER	MAP														
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
I2C2RCV	0210	1	I	I	I	1	I						Receive Register	Register				0000
I2C2TRN	0212	I		-			I	I					Transmit Register	Register				00FF
I2C2BRG	0214	Ι		-	—	Ι	Ι					Baud Rat	Baud Rate Generator Register	Register				0000
12C2CON	0216	I2CEN		IZCSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
12C2STAT	0218	ACKSTAT	TRSTAT	-	Ι	Ι	BCL	GCSTAT	ADD10	IWCOL	IZCOV	D_A	٩	S	R_W	RBF	TBF	0000
I2C2ADD	021A	Ι	Ι	Ι	Ι	Ι	Ι					Address Register	Register					0000
I2C2MSK	021C	Ι	Ι	Ι	Ι	Ι	Ι					Address Ma	Address Mask Register					0000
Legend:	x = unkn	Legend: $x = unknown value on Reset, = unimplemented, read$	Reset, — =	= unimplem	ented, read	l as '0'. Res	et values a	as '0'. Reset values are shown in hexadecimal	1 hexadecii	nal.								

查询dsPIC33FJ128MC506供应商

٩	
ER MAP	
IART1 REGISTER	
UART1	
4-13:	
TABLE 4	

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 15 Bit 14 Bit 13	Bit 12	Bit 11	Bit 10	Bit 11 Bit 10 Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN		NSIDL	IREN	RTSMD		UEN1	UENO	WAKE	LPBACK	ABAUD URXINV		BRGH	PDSEI	PDSEL<1:0>	STSEL	0000
U1STA	0222	UTXISEL1 UTXINV UTXISEL0	UTXINV	UTXISEL0		UTXBRK	UTXEN	UTXBF	TRMT	URXISEL<1:0>		ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	Ι		1		I	Ι	Ι				UART T	UART Transmit Register	jister				XXXX
U1RXREG	0226	Ι	-	-	-	Ι	Ι					UART F	UART Receive Register	ister				0000
U1BRG	0228							Bauc	I Rate Gen	Baud Rate Generator Prescaler	aler							0000
Legend:	x = unk	${ m x}$ = unknown value on Reset, — = unimplemented, read as 'o'. Reset values are shown in hexadecimal	n Reset, –	– = unimplen	rented, rea	ad as '0'. Re	eset values	are shown	in hexade	ecimal.								
TABLE 4-14: UART2 REGISTER MAP	-14:	UART2	REGIS	TER MAF	•													

~	
-	ŀ
MAP	
2	
~	
끈	
5	ľ
<u> </u>	
G	
ш	
UART2 REGISTER	
~	
2	
γ.	
7	
1	
	ŀ
4	
<u>.</u>	
4	
TABLE 4-1	
щ.	
ᆋ	
<u>س</u>	
4	
	l

SPI1 REGISTER MAP **TABLE 4-15:**

SFR Name	SFR Addr	SFR Bit 15 Addr	Bit 14	Bit 13 Bit 12	Bit 12	Bit 11	Bit 11 Bit 10 Bit 9	Bit 9	9 Bit 8	Bit 7 Bit 6		Bit 5	Bit 4	Bit 4 Bit 3 Bit 2		Bit 1	Bit 0	AII Resets
SPI1STAT 0240 SPIEN	0240	SPIEN	I	SPISIDL	I	I	I	1	I	I	SPIROV	I	I	I	ļ	SPITBF SPIRBF	SPIRBF	0000
SPI1CON1 0242	0242	I	I	I	DISSCK	DISSDO	DISSDO MODE16 SMP		CKE	CKE SSEN	CKP MSTEN	MSTEN		SPRE<2:0>		PPRE<1:0>	<1:0>	0000
SPI1CON2	0244	FRMEN	SPI1CON2 0244 FRMEN SPIFSD FRMPOL	FRMPOL	I	I	I	1		I	I	I	I	I	I	FRMDLY	I	0000
SPI1BUF 0248	0248							SPI1 Transi	mit and Rec	SPI1 Transmit and Receive Buffer Register	Register							0000
Fegend:	x = unk	nown value	\mathbf{x} = unknown value on Reset, — = unimplemented, read	= unimplen	rented, rea		as '0'. Reset values are shown in hexadecimal.	are shown	in hexadec	imal.								

SPI2 REGISTER MAP TABLE 4-16:

SFR Name	SFR Addr	Bit 15	SFR Bit 15 Bit 14 Bit 13 Bit 12	Bit 13	Bit 12	Bit 11 Bit 10		Bit 9	Bit 8 Bit 7	Bit 7	Bit 6	Bit 5 Bit 4 Bit 3	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI2STAT 0260 SPIEN	0260	SPIEN	I	SPISIDL			I	I	I	I	SPIROV	I	I	I	I	SPITBF SPIRBF	SPIRBF	0000
SPI2CON1 0262	0262		I	I	DISSCK	DISSDO	DISSDO MODE16 SMP	SMP	CKE SSEN	SSEN	CKP MSTEN	MSTEN	0,	SPRE<2:0>		PPRE<1:0>	1:0>	0000
SP12CON2	0264	FRMEN	SPI2CON2 0264 FRMEN SPIFSD FRMPOL	FRMPOL	Ι	Ι	1	I		I	1	I	I	I	I	FRMDLY	I	0000
SPI2BUF 0268	0268							SPI2 Trans	SPI2 Transmit and Receive Buffer Register	eive Buffer	Register							0000
Legend:	un = x	known valu	-egend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	— = unimpl€	smented, re	ad as 'o'. R	teset values	are shown	in hexaded	imal.								

© 2009 Microchip Technology Inc.

查		ΡI	20	3F	-	28			6供		ZÈ	9										
	All Resets	XXXX	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000			All Resets	XXXX	0000	0000	0000	0000	0000	0000
	Bit 0		DONE	ALTS	-	CH123SA		PCFG16	PCFG0	CSS16	CSS0	<0			Bit 0		DONE	ALTS		CH123SA		
	Bit 1		SAMP	BUFM		CH123NA<1:0>	Δ	PCFG17	PCFG1	CSS17	CSS1	DMABL<2:0>			Bit 1		SAMP	BUFM			<3:0>	
	Bit 2		ASAM			CH123N	CH0SA<4:0>	PCFG18 PCFG17	PCFG2	CSS18	CSS2	1			Bit 2		ASAM			CH123NA<1:0>	CH0SA<3:0>	
	Bit 3		SIMSAM	3:0>	<7:0>	I	0	PCFG19	PCFG3	CSS19	CSS3	I			Bit 3		SIMSAM	^0	<0:7	1		
	Bit 4		I	SMPI<3:0>	ADCS<7:0>	I		PCFG20	PCFG4	CSS20	CSS4	I			Bit 4		s 	SMPI<3:0>	ADCS<7:0>	-	-	
	Bit 5					I	I	PCFG21	PCFG5	CSS21	CSS5	I			Bit 5							
	Bit 6		SSRC<2:0>	I		I	I	PCFG22	PCFG6	CSS22	CSS6	I			Bit 6		SSRC<2:0>	I				
	Bit 7	Buffer 0	0	BUFS		I	CHONA	PCFG23	PCFG7	CSS23	CSS7	I	nal. outs.		Bit 7	uffer 0	ŝ	BUFS			CHONA	I
	Bit 8	ADC Data Buffer 0	<1:0>	<1:0>		CH123SB		PCFG24	PCFG8	CSS24	CSS8	I	in hexadeci able ANx in		Bit 8	ADC Data Buffer 0	<1:0>	<1:0>		CH123SB		I
	Bit 9		FORM<1:0>	CHPS<1:0>				PCFG25	PCFG9	CSS25	CSS9	I	are shown ms for avail		Bit 9		FORM<1:0>	CHPS<1:0>			3<3:0>	I
	Bit 10		AD12B	CSCNA	SAMC<4:0>	CH123NB<1:0>	CH0SB<4:0>	PCFG26	PCFG10	CSS26	CSS10	I	eset values e pin diagra		Bit 10		AD12B	CSCNA	SAMC<4:0>	CH123NB<1:0>	CH0SB<3:0>	
	Bit 11		I	I	Ś	I	Ċ	PCFG27	PCFG11	CSS27	CSS11		ad as 'o'. R		Bit 11		-	-	S			
٩	Bit 12		ADDMABM	I		Ι		PCFG28	PCFG12	CSS28	CSS12	Ι	x = unknown value on Reset, unimplemented, read as '0'. Reset values are shown in hexadecimal. Not all ANx inputs are available on all devices. Refer to the device pin diagrams for available ANx inputs.	Р	Bit 12		ADDMABM	Ι		Ι	Ι	I
ADC1 REGISTER MAP	Bit 13		ADSIDL	_	I	I	I	PCFG29	PCFG13	CSS29	CSS13	I	— = unimp le on all de	ADC2 REGISTER MAP	Bit 13		ADSIDL		Ι			I
REGIST	Bit 14		I	VCFG<2:0>	I	I	I		PCFG14	CSS30	CSS14		e on Reset, are availab	REGIST	Bit 14		I	VCFG<2:0>	Ι	Ι	Ι	I
ADC1	Bit 15		ADON	-	ADRC	Ι	CHONB	PCFG31	PCFG15	CSS31	CSS15	-	own valu∈ Nx inputs	ADC2	Bit 15		ADON	/	ADRC	Ι	CHONB	
	Addr	0300	0320	0322	0324	0326	0328	032A	032C	032E	0880	0332	= unki lot all /	8:	Addr	0340	0360	0362	0364	0366	0368	036A
TABLE 4-17 :	File Name	ADC1BUF0	AD1CON1	AD1CON2	AD1CON3	AD1CHS123	AD1CHS0	AD1PCFGH ⁽¹⁾ 032A PCFG31 PCFG30	AD1PCFGL	AD1CSSH ⁽¹⁾	AD1CSSL	AD1CON4	Legend: × Note 1: N	TABLE 4-18:	File Name	ADC2BUF0 (AD2CON1 (AD2CON2 0	AD2CON3 (AD2CHS123 0	AD2CHS0 (Reserved (

= unimplemented, read as '0'. Reset values are shown in hexadecimal. x = unknown value on Reset, Legend:

0000 0000

CSS0

CSS1

CSS2

CSS3 I

CSS4

CSS5

CSS6

CSS7

CSS8

CSS9

CSS10

CSS11 I

CSS12

CSS13

CSS14

CSS15

1

1

I

1

AD2CON4

I

I

DMABL<2:0>

0000

0000 0000

PCFG0

PCFG1

PCFG2

PCFG3

PCFG4

PCFG5

PCFG6

PCFG7

PCFG8

PCFG9

PCFG10

PCFG11

PCFG12

PCFG13

PCFG14

PCFG15

036C 036E 0370 0372

AD2PCFGL

Reserved AD2CSSL

File Name Addr Bit 15 DMA0CON 0380 CHEN DMA0RCO 0382 FORCE DMA0RCQ 0382 FORCE DMA0RTA 0386 0386 DMA0STB 0388 0388 DMA0RDAD 0388 0388 DMA0CNT 0380 CHEN DMA0CNT 0387 CHEN										_				-	
	15 Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5 Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 Re	All Resets
	EN SIZE	DIR	HALF	NULLW	I	I	I	I	Ι	AMODE<1:0>	I	Ι	MODE<1:0>		0000
	I CE	Ι	I	I	I	1	1				IRQSEL<6:0>	- A		0	0000
							S	STA<15:0>						0	0000
							SI	STB<15:0>						0	0000
							ΡA	PAD<15:0>						0	0000
	1	I	I	I	I					CNT<9:0>				0	0000
	EN SIZE	DIR	HALF	NULLW	I	I	1	I	Ι	AMODE<1:0>	I	Ι	MODE<1:0>		0000
DMA1REQ 038E FORCE	- CE	Ι	Ι	I	1	1		I			IRQSEL<6:0>	4		0	0000
DMA1STA 0390							S	STA<15:0>						0	0000
DMA1STB 0392							SI	STB<15:0>						0	0000
DMA1PAD 0394							ΡA	PAD<15:0>						0	0000
DMA1CNT 0396	1	I	I	I	I					CNT<9:0>				0	0000
DMA2CON 0398 CHEN	EN SIZE	DIR	HALF	NULLW	I	I	1	I	Ι	AMODE<1:0>	I	Ι	MODE<1:0>		0000
DMA2REQ 039A FORCE	I CE	Ι	I	I	I	1	1	I			IRQSEL<6:0>	- A		0	0000
DMA2STA 039C							S	STA<15:0>						0	0000
DMA2STB 039E							S	STB<15:0>						0	0000
DMA2PAD 03A0							Ρ	PAD<15:0>						0	0000
DMA2CNT 03A2 -	1	Ι	Ι	I	Ι					CNT<9:0>				0	0000
DMA3CON 03A4 CHEN	EN SIZE	DIR	HALF	NULLW		1		I	Ι	AMODE<1:0>	Ι	Ι	MODE<1:0>		0000
DMA3REQ 03A6 FORCE	L CE	Ι	Ι	I		1		I			IRQSEL<6:0>	4		0	0000
DMA3STA 03A8							S	STA<15:0>						0	0000
DMA3STB 03AA							S ¹	STB<15:0>						0	0000
DMA3PAD 03AC							Ρ¢	PAD<15:0>						0	0000
DMA3CNT 03AE	1	Ι	Ι	I	Ι					CNT<9:0>				0	0000
DMA4CON 03B0 CHEN	EN SIZE	DIR	HALF	NULLW		1		I	Ι	AMODE<1:0>	Ι	Ι	MODE<1:0>		0000
DMA4REQ 03B2 FORCE	- CE	Ι	Ι	I		1		I			IRQSEL<6:0>	4		0	0000
DMA4STA 03B4							S	STA<15:0>						0	0000
DMA4STB 03B6							SI	STB<15:0>						0	0000
DMA4PAD 03B8							ΡA	PAD<15:0>						0	0000
DMA4CNT 03BA	1	I	Ι	I	Ι					CNT<9:0>				0	0000
DMA5CON 03BC CHEN	EN SIZE	DIR	HALF	NULLW	1	Ι				AMODE<1:0>	Ι	Ι	MODE<1:0>		0000
DMA5REQ 03BE FORCE	CE –	Ι			I						IRQSEL<6:0>	<		0	0000
DMA5STA 03C0							S	STA<15:0>						0	0000
DMA5STB 03C2							S	STB<15:0>						0	0000

© 2009 Microchip Technology Inc.

查证	洵dsl	PI(233	3FJ	12	281	1C 5	506	6供	<u>آس</u>	商]							1
	All Resets	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	
	Bit 0			MODE<1:0>						MODE<1:0>						XWCOL1 XWCOL0	PPST0		
	Bit 1			DOM						MOD							PPST1		
	Bit 2			-	•					-	•					XWCOL2	2T294		
	Bit 3			I	IRQSEL<6:0>					Ι	IRQSEL<6:0>					XWCOL3	PPST3		
	Bit 4		CNT<9:0>	≅<1:0>					CNT<9:0>	E<1:0>					CNT<9:0>	XWCOL4	PPST4		
	Bit 5		CNT	AMODE<1:0>					CNT	AMODE<1:0>					CNT	XWCOL6 XWCOL5 XWCOL4	PPST5		
	Bit 6																PPST6		
	Bit 7	PAD<15:0>		Ι	Ι	STA<15:0>	STB<15:0>	PAD<15:0>		Ι	Ι	STA<15:0>	STB<15:0>	PAD<15:0>		XWCOL7	PPST7	DSADR<15:0>	
	Bit 8	P/				S.	S.	Ы		Ι		S.	S.	/d		PWCOL0		DS/	
	Bit 9			I	I					Ι	I					PWCOL1	<3:0>		
(c	Bit 10								I	-					I	PWCOL2 PWCOL1 PWCOL0	LSTCH<3:0>		= unimplemented, read as '0'. Reset values are shown in hexadecimal
DMA REGISTER MAP(CONTINUED	Bit 11		Ι	NULLW	Ι				I	NULLW	Ι				Ι	PWCOL3			re shown in
AP(COI	Bit 12		I	HALF	I				I	HALF	I				Ι	PWCOL4	Ι		et values a
TER M/	Bit 13			DIR						DIR					Ι	PWCOL7 PWCOL6 PWCOL5	Ι		as 'o'. Rese
REGIS	Bit 14			SIZE					I	SIZE					Ι	PWCOL6	-		nted, read
DMA	Bit 15			CHEN	FORCE				l	CHEN	FORCE				Ι	PWCOL7	-		Inimpleme
l-19:	Addr	03C4	03C6	03C8	03CA	03CC	03CE	03D0	03D2	03D4	03D6	03D8	03DA	03DC	03DE	03E0	03E2	03E4	
TABLE 4-19:	File Name	DMA5PAD	DMA5CNT	DMA6CON	DMA6REQ	DMA6STA 03CC	DMA6STB	DMA6PAD	DMA6CNT	DMA7CON	DMA7REQ	DMA7STA	DMA7STB	DMA7PAD	DMA7CNT	DMACS0	DMACS1	DSADR	Legend:

TABLE 4-20: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 0 OR 1	ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 0 O	REGISTER MAP WHEN C1CTRL1.WIN = 0 O	TER MAP WHEN C1CTRL1.WIN = 0 O	P WHEN C1CTRL1.WIN = 0 O	N C1CTRL1.WIN = 0 O	RL1.WIN = 0 0	0 0 = N		R 1						_			Ę	查询dsPl
Bit 15 Bit 14 Bit 13 Bit 12 Bit 11	Bit 15 Bit 14 Bit 13 Bit 12 Bit 11	Bit 14 Bit 13 Bit 12 Bit 11	Bit 12 Bit 11	Bit 11			Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	5 Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	11
0400 CSIDL ABAT	– CSIDL			ABAT —				REQOP<2:0>	<0.		OPMODE<2:0>	2:0>	Ι	CANCAP		Ι	WIN	0480	BF.
0402					1		I	I		Ι				_	DNCNT<4:0>	^		0000	J12
0404 — — — FILHIT<4:0>		FILHI	FILHI	FILHI	FILHI	FILHI	T<4:(<		Ι				ICODE<6:0>	<			0000	281
0406 DMABS<2:0> — — —		DMABS<2:0> — — —	<0				Ι			Ι					FSA<4:0>			0000	ACE
0408 — FBP<5:0>		FBP<5:0>	FBP<5:0>	FBP<5:0>	FBP<5:0>	<5:0>				Ι				FNRI	FNRB<5:0>			0000	506
040A — TXBO TXBP RXBP TX	- TXBO TXBP RXBP	TXBP RXBP	TXBP RXBP	RXBP	XBP		TXWAR	R RXWAR	R EWARN	IVRIF	WAKIF	F ERRIF	۱ ۱	FIFOIF	RBOVIF	RBIF	TBIF	0000	5供
040C — — — — — — — —						1	T			IVRIE	WAKIE	E ERRIE	I U	FIFOIE	RBOVIE	RBIE	TBIE	0000	ŢŲ,
040E TERRCNT<7:0>		TERRCNT<7:0>	TERRCNT<7:0>	TERRCNT<7:0>	NT<7:0>								RERRC	RERRCNT<7:0>				0000	宿
0410						I				SJV	SJW<1:0>			BRF	BRP<5:0>			0000	1
0412 — WAKFIL — — — — —	Ι	WAKFIL						SEG2PH<2:0>	2:0>	SEG2PHTS	rs sam		SEG1PH<2:0>	2:0>	H	PRSEG<2:0>	0>	0000	
0414 FLTEN15 FLTEN14 FLTEN13 FLTEN12 FLTEN11 FLTEN10	FLTEN15 FLTEN14 FLTEN13 FLTEN12 FLTEN11	FLTEN13 FLTEN12 FLTEN11	FLTEN13 FLTEN12 FLTEN11	FLTEN12 FLTEN11	FLTEN11		5		FLTEN9 FLTEN8	FLTEN7	FLTEN6	V6 FLTEN5	V5 FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTENO	FFFF	
0418 F7MSK<1:0> F6MSK<1:0> F5MSK<1:0>	F7MSK<1:0> F6MSK<1:0>	F6MSK<1:0>			F5MSK<1:0>	ISK<1:0>		F4M.	F4MSK<1:0>	F3M5	F3MSK<1:0>	F2N	F2MSK<1:0>	F1MS	F1MSK<1:0>	FOMS	F0MSK<1:0>	0000	
C1FMSKSEL2 041A F15MSK<1:0> F14MSK<1:0> F13MSK<1:0>	F15MSK<1:0> F14MSK<1:0>	F14MSK<1:0>			F13MSK<1:0>	ASK<1:0>		F12N	F12MSK<1:0>	F11M	F11MSK<1:0>	F10I	F10MSK<1:0>	F9MS	F9MSK<1:0>	F8MS	F8MSK<1:0>	0000	
— = unimplemented, read as '0'. Reset values are shown in hexadecimal.	nplemented, read as 'o'. Reset values are shown in hexadecimal.	, read as 'o'. Reset values are shown in hexadecimal.	. Reset values are shown in hexadecimal.	les are shown in hexadecimal.	wn in hexadecimal.	decimal.													
TABLE 4-21: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	RL1.	Σ	0 = N											r
Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10	Bit 14 Bit 13 Bit 12 Bit 11	Bit 13 Bit 12 Bit 11	Bit 12 Bit 11	Bit 11		Bit 1	0	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
0400- 041E								Sec	efinition	See definition when WIN = x	×								
0420 RXFUL15 RXFUL14 RXFUL13 RXFUL12 RXFUL11 RXFUL10	RXFUL11	RXFUL11	RXFUL11	RXFUL11	_11	RXFUL	10	RXFUL9	RXFUL8	RXFUL7	8XFUL6	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0	0000	
0422 RXFUL31 RXFUL30 RXFUL29 RXFUL28 RXFUL27 RXFUL26	RXFUL31 RXFUL30 RXFUL29 RXFUL28 RXFUL27						9	RXFUL25	RXFUL25 RXFUL24	RXFUL23	RXFUL22	RXFUL21	1 RXFUL20	RXFUL19	RXFUL18	RXFUL17	RXFUL16	0000	
0428 RXOVF15 RXOVF14 RXOVF13 RXOVF12 RXOVF11 RXOVF10	RXOVF15 RXOVF14 RXOVF13 RXOVF12 RXOVF11 RXOVF	RXOVF14 RXOVF13 RXOVF12 RXOVF11 RXOVF	ZXOVF13 RXOVF12 RXOVF11 RXOVF	ZXOVF12 RXOVF11 RXOVF	ZXOVF11 RXOVF	RXOVF	10	RXOVF9	RXOVF8	RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0	0000	
042A RXOVF31 RXOVF30 RXOVF29 RXOVF28 RXOVF27 RXOVF26	RXOVF30 RXOVF29 RXOVF28 RXOVF27	RXOVF27	RXOVF27	RXOVF27		RXOVF 2	26	RXOVF25	RXOVF24	RXOVF23	RXOVF22	RXOVF21	1 RXOVF20	RXOVF19	RXOVF18		RXOVF17 RXOVF16	0000	
0430 TXEN1 TXABT1 TXLARB1 TXERR1 TXREQ1 RTREN1	TXABT1 TXLARB1 TXERR1 TXREQ1	TXLARB1 TXERR1 TXREQ1	TXERR1 TXREQ1	TXREQ1		RTRI	EN1	TX1PF	TX1PRI<1:0>	TXEN0	TXABAT0	TXLARB0	D TXERRO	TXREQ0	RTREN0	TX0PI	TX0PRI<1:0>	0000	
0432 TXEN3 TXABT3 TXLARB3 TXERR3 TXREQ3 RTF	TXABT3 TXLARB3 TXERR3 TXREQ3	TXLARB3 TXERR3 TXREQ3	TXERR3 TXREQ3	TXREQ3		RTF	RTREN3	ТХЗРF	TX3PRI<1:0>	TXEN2	TXABAT2	TXABAT2 TXLARB2	2 TXERR2	TXREQ2	RTREN2	TX2PI	TX2PRI<1:0>	0000	
0434 TXEN5 TXABT5 TXLARB5 TXERR5 TXREQ5 RTR	TXABT5 TXLARB5 TXERR5 TXREQ5	TXLARB5 TXERR5 TXREQ5	TXERR5 TXREQ5	TXREQ5		RTR	RTREN5	TX5PF	TX5PRI<1:0>	TXEN4	TXABAT4	TXABAT4 TXLARB4	4 TXERR4	TXREQ4	RTREN4	TX4PI	TX4PRI<1:0>	0000	
0436 TXEN7 TXABT7 TXLARB7 TXERR7 TXREQ7 RTF	TXABT7 TXLARB7 TXERR7 TXREQ7	TXLARB7 TXERR7 TXREQ7	TXERR7 TXREQ7	TXREQ7		RTF	RTREN7	TX7PF	TX7PRI<1:0>	TXEN6	TXABAT6	TXABAT6 TXLARB6	5 TXERR6	TXREQ6	RTREN6	TX6PI	TX6PRI<1:0>	XXXX	

 $\ensuremath{\textcircled{}^{\odot}}$ 2009 Microchip Technology Inc.

dsPIC33FJXXXMCX06/X08/X10

XXXX

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

0440 0442

C1RXD C1TXD

Received Data Word Transmit Data Word

DS70287C-page 55

查询dsPIC33FJ128MC506供应商

ddf Bit 5 Bit 7 Bit 5 Bit 7 Bit 6 Bit 5 Bit 5 Bit 6 Bit 5 B	TABLE 4-22:		CAN1 F	REGIST	ER MA	ECAN1 REGISTER MAP WHEN		C1CTRL1.WIN =	/IN = 1									-	
0000 F18P<-3.0> F18P<-3.0> <th>File Name</th> <th>Addr</th> <th>Bit 15</th> <th>Bit 14</th> <th>Bit 13</th> <th>Bit 12</th> <th>Bit 11</th> <th>Bit 10</th> <th>Bit 9</th> <th>Bit 8</th> <th>Bit 7</th> <th>Bit 6</th> <th>Bit 5</th> <th>Bit 4</th> <th>Bit 3</th> <th>Bit 2</th> <th>Bit 1</th> <th>Bit 0</th> <th>All Resets</th>	File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0420 F3BP-30x F2BP-30x F1BP-30x F1DP-30x F1DP-30x <th< td=""><td></td><td>0400- 041E</td><td></td><td></td><td></td><td></td><td></td><td></td><td>S</td><td>ee definiti</td><td>on when W</td><td>N = ×</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>		0400- 041E							S	ee definiti	on when W	N = ×							
0422 F7BP-3.0x F6BP-3.0x F6DP-3.0x F6	C1BUFPNT1	0420		F3BP	<3:0>			F2BP•	<3:0>			F1BP<	<3:0>			F0BP<3:0>	<3:0>		0000
0424 F10BP-30> F1	C1BUFPNT2	0422		F7BP	<3:0>			F6BP•	<3:0>			F5BP<	<3:0>			F4BP<3:0>	<3:0>		0000
0426 F13BP<3(D* F13DP<3(D* F13DP<3(D* <td>C1BUFPNT3</td> <td>0424</td> <td></td> <td>F11BF</td> <td><0:€>c</td> <td></td> <td></td> <td>F10BP</td> <td><3:0></td> <td></td> <td></td> <td>F9BP<</td> <td><3:0></td> <td></td> <td></td> <td>F8BP<3:0></td> <td><3:0></td> <td></td> <td>0000</td>	C1BUFPNT3	0424		F11BF	<0:€>c			F10BP	<3:0>			F9BP<	<3:0>			F8BP<3:0>	<3:0>		0000
0430 SID<210.5 SID	C1BUFPNT4	0426		F15BF	><3:0>			F14BP	<3:0>			F13BP	<3:0>			F12BP<3:0>	<3:0>		0000
0422 EID EID <td>C1RXM0SID</td> <td>0430</td> <td></td> <td></td> <td></td> <td>SID<</td> <td>10:3></td> <td></td> <td></td> <td></td> <td></td> <td>SID<2:0></td> <td></td> <td>I</td> <td>MIDE</td> <td>I</td> <td>EID<17:16></td> <td>:16></td> <td>XXXX</td>	C1RXM0SID	0430				SID<	10:3>					SID<2:0>		I	MIDE	I	EID<17:16>	:16>	XXXX
0434 SID<10.3	C1RXM0EID	0432				EID<	15:8>							EID<	<0:				XXXX
0436 EID<158 E	C1RXM1SID	0434				SID<	10:3>					SID<2:0>		I	MIDE	I	EID<17:16>	:16>	XXXX
0438 SID<10.3 SID<2.0 - 043A ED<15.8	C1RXM1EID	0436				EID<	15:8>							EID<	<0:				XXXX
043A EID EID EID 0440 SID SID SID EID EID 0442 SID SID SID EID EID 0443 SID SID SID EID EID 0444 SID SID SID EID EID 0446 SID SID SID EID EID 0447 SID SID SID EID EID 0448 SID SID SID EID EID 0445 SID SID SID EID EID 0446 SID SID SID EID EID 0445 SID SID SID EID EID 0456 SID SID SID EID EID 0456 SID SID SID EID EID 0456 SID SID SID EID EID 0456 <td< td=""><td>C1RXM2SID</td><td>0438</td><td></td><td></td><td></td><td>SID<</td><td>10:3></td><td></td><td></td><td></td><td></td><td>SID<2:0></td><td></td><td>I</td><td>MIDE</td><td>I</td><td>EID<17:16></td><td>:16></td><td>XXXX</td></td<>	C1RXM2SID	0438				SID<	10:3>					SID<2:0>		I	MIDE	I	EID<17:16>	:16>	XXXX
0440 SID SID <td>C1RXM2EID</td> <td>043A</td> <td></td> <td></td> <td></td> <td>EID<</td> <td>15:8></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>EID<</td> <td><0:</td> <td></td> <td></td> <td></td> <td>XXXX</td>	C1RXM2EID	043A				EID<	15:8>							EID<	<0:				XXXX
0442 EID<15 EID<17 0444 SID<10.3	C1RXF0SID	0440				SID<	10:3>					SID<2:0>		I	EXIDE	Ι	EID<17:16>	:16>	XXXX
044 SID<10.3 SID<2.0> EID<7.3 0446 EID<15.8	C1RXF0EID	0442				EID<	15:8>							EID<	<0:				XXXX
0446 EID EID EID 0448 SID SID SID EID EID <td>C1RXF1SID</td> <td>0444</td> <td></td> <td></td> <td></td> <td>SID<</td> <td>10:3></td> <td></td> <td></td> <td></td> <td></td> <td>SID<2:0></td> <td></td> <td>I</td> <td>EXIDE</td> <td> </td> <td>EID<17:16></td> <td>:16></td> <td>XXXX</td>	C1RXF1SID	0444				SID<	10:3>					SID<2:0>		I	EXIDE		EID<17:16>	:16>	XXXX
0448 SID<10.3 SID<2.0 I 044A EID<15.8	C1RXF1EID	0446				EID<	15:8>							EID<	<0:				XXXX
044 EID EID EID 044C SID SID SID EID SID 044C SID SID SID SID EID SID 044C SID SID SID SID SID SID SID 044C SID SID SID SID SID SID SID 045D SID SID SID SID SID SID SID 045B SID SID SID SID SID SID SID 045B SID SID SID SID SID SID SID 045B SID	C1RXF2SID	0448				SID<	10:3>					SID<2:0>		I	EXIDE		EID<17:16>	:16>	XXXX
044C SID<0:3 S	C1RXF2EID	044A				EID<	15:8>							EID<	-:0>				хххх
044E EID EID EID 0450 0450 SID SID EID EID <td>C1RXF3SID</td> <td>044C</td> <td></td> <td></td> <td></td> <td>SID<</td> <td>10:3></td> <td></td> <td></td> <td></td> <td></td> <td>SID<2:0></td> <td></td> <td>I</td> <td>EXIDE</td> <td> </td> <td>EID<17:16></td> <td>:16></td> <td>хххх</td>	C1RXF3SID	044C				SID<	10:3>					SID<2:0>		I	EXIDE		EID<17:16>	:16>	хххх
0450 SID<:10:3 SID<:20:5 I 0452 EID<15:8	C1RXF3EID	044E				EID<	15:8>							EID<	-05				хххх
0452 EID<15:8> EID<10:3 EID<10 0454 SID<10:3> SID<2:0> -	C1RXF4SID	0450				SID<	10:3>					SID<2:0>		Ι	EXIDE		EID<17:16>	:16>	хххх
0454 SID<10:3 SID<2:0 0 0456 ED<15:8	C1RXF4EID	0452				EID<	15:8>							EID<	-:0>				хххх
0456 EID<15:8> EID<7: 0458 SID<10:3> SID<2:0> EID<7:	C1RXF5SID	0454				SID<	10:3>					SID<2:0>			EXIDE		EID<17:16>	:16>	XXXX
0458 SID<10:3> SID<2:0> 0 045A EID<15:8> SID<2:0> EID<7:	C1RXF5EID	0456				EID<	15:8>							EID<	-:0>				хххх
045A EID<15:8> EID<7: 045C SID<10:3> SID<2:0> ID 045C SID<10:3> SID<2:0> ID 046C EID<15:8> SID<2:0> ID 046D SID<10:3> SID<2:0> ID 0462 EID<15:8> SID<2:0> ID 0463 EID<15:8> SID<2:0> ID 0464 SID<10:3> SID<2:0> ID 0466 EID<15:8> SID<2:0> ID 0466 SID<10:3> SID<2:0> ID 0466 EID<15:8> SID<2:0> ID 0466 EID<15:8> SID<2:0> ID 0468 EID<10:3> SID<2:0> ID 0468 EID<10:3> SID<2:0> ID	C1RXF6SID	0458				SID<	10:3>					SID<2:0>		Ι	EXIDE		EID<17:16>	:16>	хххх
045C SID<10:3> SID<2:0> - 045E EID<15:8> SID<2:0> - 0460 EID<15:8> SID<2:0> - 0460 SID<10:3> SID<2:0> - 0462 SID<10:3> SID<2:0> - 0464 SID<10:3> SID<2:0> - 0466 SID<10:3> SID<2:0> - 0466 SID<10:3> SID<2:0> - 0468 SID<10:3> SID<2:0> - 0468 SID<10:3> SID<2:0> - 0468 SID<10:3> SID<2:0> - 0468 SID<10:3> SID<2:0> -	C1RXF6EID	045A				EID<	15:8>							EID<	-22				XXXX
045E EID<15:8> EID<7: 0460 SID<10:3> SID<2:0> EID<7:	C1RXF7SID	045C				SID<	10:3>					SID<2:0>			EXIDE		EID<17:16>	:16>	XXXX
0460 SID<10:3> SID<2:0> - 0462 EID<15:8> EID<17:	C1RXF7EID	045E				EID<	15:8>							EID<	-02				XXXX
0462 EID<15:8> EID<7: 0464 SID<10:3> SID<2:0> - 0466 SID<10:3> SID<2:0> - - 0466 EID<15:8> SID<2:0> - - - 0468 SID<10:3> SID<2:0> - <	C1RXF8SID	0460				SID<	10:3>					SID<2:0>		Ι	EXIDE		EID<17:16>	:16>	хххх
0464 SID<10:3> SID<2:0> - 0466 EID<15:8> EID<2:0> - EID<7:	C1RXF8EID	0462				EID<	15:8>							EID<	-:0>				хххх
0466 EID<15:8> EID<7: 0468 SID<10:3> SID<2:0> -	C1RXF9SID	0464				SID<	10:3>					SID<2:0>		Ι	EXIDE		EID<17:16>	:16>	хххх
0468 SID<10:3> SID<2:0> -	C1RXF9EID	0466				EID<	15:8>							EID<	-:0>				хххх
	C1RXF10SID	0468				SID<	10:3>					SID<2:0>		I	EXIDE	I	EID<17:16>	:16>	хххх
	C1RXF10EID	046A				EID<	15:8>							EID<7	<0;				XXXX
								Acade value											

DS70287C-page 56

TABLE 4-22: ECAN1 REGISTER MAP WHE	2: E	CAN1 F	REGIST	ER MA	P WHE	N C1C	TRL1.V		N C1CTRL1.WIN = $1(CONTINUED)$	NUED)								
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 11 Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 F	AII Resets
C1RXF11SID	046C				SID<1	:10:3>					SID<2:0>		I	EXIDE	I	EID<17:16>	16>	XXXX
C1RXF11EID	046E				EID<1	:15:8>							EID<7:0>	<0:2				XXXX
C1RXF12SID	0470				SID<	SID<10:3>					SID<2:0>		-	EXIDE	I	EID<17:16>	16>	XXXX
C1RXF12EID	0472				EID<	EID<15:8>							EID<7:0>	<0:2				XXXX
C1RXF13SID	0474				SID<1	:10:3>					SID<2:0>		-	EXIDE	I	EID<17:16>	16>	XXXX
C1RXF13EID	0476				EID<	EID<15:8>							EID<7:0>	<0:2				XXXX
C1RXF14SID	0478				SID<	SID<10:3>					SID<2:0>		-	EXIDE	I	EID<17:16>	16>	XXXX
C1RXF14EID	047A				EID<1	:15:8>							EID<7:0>	<0:2				XXXX
C1RXF15SID	047C				SID<	SID<10:3>					SID<2:0>		-	EXIDE	I	EID<17:16>	16>	XXXX
C1RXF15EID	047E				EID<	EID<15:8>							EID<7:0>	<0:2				XXXX
	-																	

查询dsPIC33FJ128MC506供应商

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

All Resets	0480	0000	3F	0000	28	0000	0000	0000	0000	0000	FFF C	0000	0000		All Resets		0000	0000	0000	0000	0000	0000	0000	
A Res	04	00	00	00	00	00	00	00	00	00		00	00		A Res						0 0	00	00	-
Bit 0	NIM					TBIF	TBIE			<0	FLTENO	F0MSK<1:0>	F8MSK<1:0>		Bit 0		RXFUL0	RXFUL16	RXOVF0	RXOVF1	TX0PRI<1:0>	TX2PRI<1:0>	TX4PRI<1:0>	
Bit 1	Ι	^				RBIF	RBIE			PRSEG<2:0>	FLTEN1	FOMS	F8MS		Bit 1		RXFUL1	RXFUL17	RXOVF1	RXOVF17 RXOVF16	TX0PF	TX2PF	TX4PF	
Bit 2	Ι	DNCNT<4:0>	^	FSA<4:0>	FNRB<5:0>	RBOVIF	RBOVIE		BRP<5:0>	ц	FLTEN2	F1MSK<1:0>	F9MSK<1:0>		Bit 2		RXFUL2	RXFUL18	RXOVF2	RXOVF18	RTRENO	RTREN2	RTREN4	
Bit 3	CANCAP		ICODE<6:0>		FNR	FIFOIF	FIFOIE	RERRCNT<7:0>	BRP	<0:	FLTEN3	F1MS	F9MSI	S	Bit 3		RXFUL3	RXFUL19	RXOVF3	XOVF19	TX REQ0	TX REQ2	TX REQ4	
Bit 4	Ι					I	Ι	RERRCI		SEG1PH<2:0>	FLTEN5 FLTEN4	F2MSK<1:0>	F10MSK<1:0>	DEVICE	Bit 4		RXFUL4	RXFUL20 F	RXOVF4 F	RXOVF20 RXOVF19	TX ERR0	TX ERR2	TX ERR4	-
Bit 5	<0			Ι		ERRIF	ERRIE			0,		F2MS	F10M	FOR dsPIC33FJXXXMC708/710 DEVICES	Bit 5		RXFUL5 F	RXFUL21 R	RXOVF5 F	RXOVF21 R	TX LARB0	TX LARB2	TX LARB4	_
Bit 6	OPMODE<2:0>			1	1	WAKIF	WAKIE		SJW<1:0>	SAM	FLTEN6	F3MSK<1:0>	F11MSK<1:0>	KXMC7	Bit 6		RXFUL6 R	RXFUL22 R	RXOVF6 R	RXOVF22 R3	TX ABAT0 L	TX ABAT2 L	TX ABAT4 L	
Bit 7	Ō	I	I	Ι	I	IVRIF	IVRIE		NLS	SEG2PHTS	FLTEN7	F3MS	F11MS	33FJX)	Bit 7	See definition when WIN = x	RXFUL7 R3	RXFUL23 RX	RXOVF7 R)	RXOVF23 RX	TXEN0 A	TXEN2 A	TXEN4 A	-
Bit 8		I		I		EWARN	Ι		Ι	^	FLTEN8	<<1:0>	K<1:0>	t dsPIC	Bit 8 B	nition whe	RXFUL8 RX	RXFUL24 RXI		VF24 RX0				-
Bit 9	REQOP<2:0>	I		I		RXWAR	I			SEG2PH<2:0>	FLTEN9	F4MSK<1:0>	F12MSK<1:0>			See defir			F09 RXO'	RXOVF25 RXOVF24	TX1PRI<1:0>	TX3PRI<1:0>	TX5PRI<1:0>	
Bit 10	RE		FILHIT<4:0>			TXWAR				SEC	FLTEN10	1:0>	:1:0>	= NIN ≓	Bit 9		10 RXFUL9	26 RXFUL25	RXOVF10 RXOVF09 RXOVF08					-
Bit 11			FILF		FBP<5:0>	RXBP -		<0:			ren11	F5MSK<1:0>	F13MSK<1:0>	exadecimal. CTRL1.WIN = 0	Bit 10		1 RXFUL10	7 RXFUL26		7 RXOVF26	RTREN1	RTREN3	RTREN5	
Bit 12 E	ABAT	1				TXBP F		TERRCNT<7:	-		FLTEN12 FL	^	<u>^</u>	thown in he EN C20	Bit 11		RXFUL11	RXFUL28 RXFUL27	RXOVF1	RXOVF2	REQ1	TX REQ3	TX REQ5	
								TEF				F6MSK<1:0>	F14MSK<1:0>	AP WH	Bit 12		RXFUL12		RXOVF12	RXOVF26	TX ERR1	TX ERR3	TX ERR5	
4 Bit 13	CSIDL	1		<2:0>		TXBO	1				V14 FLTEN13	ш	Ц.	0'. Reset v	Bit 13		RXFUL13	RXFUL29	RXOVF13	RXOVF29	TX LARB1	TX LARB3	TX LARB5	
Bit 14				DMABS<2:0>						WAKFIL	15 FLTEN14	F7MSK<1:0>	F15MSK<1:0>	Themented, read as '0'. Reset values are shown in h ECAN2 REGISTER MAP WHEN C20	Bit 14		RXFUL14	RXFUL30	RXOVF14	RXOVF30	TX ABAT1	TX ABAT3	TX ABAT5	
Bit 15	I	Ι	1		1	1	1		Ι	Ι	FLTEN15			 unimplemented, read as 'o'. Reset values are shown in hexadecimal. ECAN2 REGISTER MAP WHEN C2CTRL1.V 	Bit 15		RXFUL15	RXFUL31	RXOVF15 RXOVF14 RXOVF13 RXOVF12 RXOVF11	RXOVF31 RXOVF30 RXOVF29 RXOVF28 RXOVF27	TXEN1	TXEN3	TXEN5	-
Addr	0500	0502	0504	0506	0508	050A	050C	050E	0510	0512	0514	0518	051A	- = unit	Addr	0500- 051E	0520 F	0522 F	0528 F	052A F	0530	0532	0534	
File Name	C2CTRL1	C2CTRL2	C2VEC	C2FCTRL	C2FIFO	C2INTF	C2INTE	C2EC	C2CFG1	C2CFG2	C2FEN1	C2FMSKSEL1	C2FMSKSEL2	Legend: —= TABLE 4-24:	File Name		C2RXFUL1 0	C2RXFUL2 0	C2RXOVF1 0	C2RXOVF2 0	C2TR01CON C	C2TR23CON C	C2TR45CON 0534	-

DS70287C-page 58

C2RXD C2TXD

0540 0542

Legend:

XXXX X

Recieved Data Word Transmit Data Word

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

IADLE 4-23.								ŀ				Ī						
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0500- 051E							See	definition	See definition when WIN =	×							
C2BUFPNT1	0520		F3BP<3:0>	<3:0>			F2BP<3:0>	3:0>			F1BP<3:0>	<3:0>			F0BP<3:0>	<3:0>		0000
C2BUFPNT2	0522		F7BP<3:0>	<3:0>			F6BP<3:0>	3:0>			F5BP<3:0>	<3:0>			F4BP<3:0>	<3:0>		0000
C2BUFPNT3	0524		F11BP<3:0>	<3:0>			F10BP<3:0>	<3:0>			F9BP<3:0>	<3:0>			F8BP<3:0>	<3:0>		0000
C2BUFPNT4	0526		F15BP<3:0>	<3:0>			F14BP<3:0>	<3:0>			F13BP<3:0>	<3:0>			F12BP<3:0>	<3:0>		0000
C2RXM0SID	0530				SID<10:3>	10:3>					SID<2:0>			MIDE	I	EID<17:16>	:16>	XXXX
C2RXM0EID	0532				EID<15:8>	15:8>							EID<7:0>	-2:0>				XXXX
C2RXM1SID	0534				SID<10:3>	10:3>					SID<2:0>			MIDE	Ι	EID<17:16>	:16>	XXXX
C2RXM1EID	0536				EID<15:8>	15:8>							EID<	EID<7:0>				XXXX
C2RXM2SID	0538				SID<10:3>	10:3>					SID<2:0>			MIDE	I	EID<17:16>	:16>	XXXX
C2RXM2EID	053A				EID<15:8>	15:8>							EID<	EID<7:0>				XXXX
C2RXF0SID	0540				SID<10:3>	10:3>					SID<2:0>			EXIDE	I	EID<17:16>	:16>	XXXX
C2RXF0EID	0542				EID<15:8>	15:8>							EID<7:0>	-2:0>				XXXX
C2RXF1SID	0544				SID<10:3>	10:3>					SID<2:0>			EXIDE	Ι	EID<17:16>	:16>	хххх
C2RXF1EID	0546				EID<15:8>	15:8>							EID<7:0>	<0:2				хххх
C2RXF2SID	0548				SID<10:3>	10:3>					SID<2:0>			EXIDE	I	EID<17:16>	:16>	XXXX
C2RXF2EID	054A				EID<15:8>	15:8>							EID<	EID<7:0>				хххх
C2RXF3SID	054C				SID<10:3>	10:3>					SID<2:0>			EXIDE		EID<17:16>	:16>	XXXX
C2RXF3EID	054E				EID<15:8>	15:8>							EID<	EID<7:0>				хххх
C2RXF4SID	0550				SID<10:3>	10:3>					SID<2:0>			EXIDE	Ι	EID<17:16>	:16>	хххх
C2RXF4EID	0552				EID<15:8>	15:8>							EID<7:0>	<0:2				хххх
C2RXF5SID	0554				SID<10:3>	10:3>					SID<2:0>			EXIDE	Ι	EID<17:16>	:16>	хххх
C2RXF5EID	0556				EID<15:8>	15:8>							EID<	EID<7:0>				хххх
C2RXF6SID	0558				SID<10:3>	10:3>					SID<2:0>			EXIDE	Ι	EID<17:16>	:16>	хххх
C2RXF6EID	055A				EID<15:8>	15:8>							EID<	EID<7:0>				хххх
C2RXF7SID	055C				SID<10:3>	10:3>					SID<2:0>			EXIDE		EID<17:16>	:16>	XXXX
C2RXF7EID	055E				EID<15:8>	15:8>							EID<7:0>	<0:2				хххх
C2RXF8SID	0560				SID<10:3>	10:3>					SID<2:0>			EXIDE	Ι	EID<17:16>	:16>	хххх
C2RXF8EID	0562				EID<15:8>	15:8>							EID<	EID<7:0>				хххх
C2RXF9SID	0564				SID<10:3>	10:3>					SID<2:0>			EXIDE		EID<17:16>	:16>	XXXX
C2RXF9EID	0566				EID<15:8>	15:8>							EID<	EID<7:0>				XXXX
	0568				SID<10:3>	10:3>					SID<2:0>			EXIDE	I	EID<17:16>	:16>	XXXX
C2RXF10FID	OEE A																	

© 2009 Microchip Technology Inc.

TABLE 4-25 :		ECAN2	REGIS	TER M/	AP WHE	IN C2C1	ECAN2 REGISTER MAP WHEN C2CTRL1.WIN = 1 FOR dsPIC33FJXXXMC708/710 DEVICES (CONTINUED)	N = 1 F	OR ds	PIC33F.	JXXXMC	3708/71	0 DEVIC	:ES (co)	NTINUE	ត្ត		
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C2RXF11SID	056C				SID<	SID<10:3>					SID<2:0>		1	EXIDE		EID<1	EID<17:16>	XXXX
C2RXF11EID	056E				EID<	EID<15:8>							EID	EID<7:0>				XXXX
C2RXF12SID	0220				SID<	SID<10:3>					SID<2:0>		I	EXIDE	I	EID<1	EID<17:16>	XXXX
C2RXF12EID	0572				EID<	EID<15:8>							EID	EID<7:0>				XXXX
C2RXF13SID	0574				SID<	SID<10:3>					SID<2:0>		I	EXIDE	I	EID<1	EID<17:16>	XXXX
C2RXF13EID	0576				EID<	EID<15:8>							EID	EID<7:0>				XXXX
C2RXF14SID	0578				SID<	SID<10:3>					SID<2:0>		I	EXIDE	I	EID<1	EID<17:16>	XXXX
C2RXF14EID	057A				EID<	EID<15:8>							EID	EID<7:0>				XXXX
C2RXF15SID	057C				SID<	SID<10:3>					SID<2:0>		I	EXIDE	I	EID<1	EID<17:16>	XXXX
C2RXF15EID	057E				EID<	EID<15:8>							EID	EID<7:0>				XXXX
Legend:	x = unkn	\mathbf{x} = unknown value on Reset, — = unimplemented, read as 'o	on Reset, -	– = unimple	emented, re	ead as 'o'. F	o'. Reset values are shown in hexadecimal	are shown	in hexade	cimal.								
TABLE 4-26 :		PORTA REGISTER MAP ⁽¹⁾	REGIS	TER M/	ар ⁽¹⁾													
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0	TRISA15	TRISA14	I	I	I	TRISA10	TRISA9	Ι	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	CGFF
PORTA	0202	RA15	R014			I	0104	рдq		7 A A	90G	RAG	BA4	503	CVA	1∆7	BAD	~~~~

					;													
File Name	Addr	File Name Addr Bit 15 Bit 14 Bit 13 Bit 12	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0	02C0 TRISA15 TRISA14	TRISA14	I	1	I	TRISA10	TRISA9	I	TRISA7	TRISA7 TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA2 TRISA1 TRISA0	TRISA0	CGFF
PORTA	02C2	RA15	RA14			Ι	RA10	RA9		RA7	RA6	RA5	RA4	EA3	RA2	RA1	RA0	XXXX
LATA	02C4	02C4 LATA15 LATA14	LATA14		I	Ι	LATA10	LATA9		LATA7	LATA7 LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	XXXX
ODCA	0000	06C0 0DCA15 0DCA14	ODCA14		I	Ι	Ι	I			I	ODCA5	ODCA4	ODCA3	ODCA3 ODCA2	ODCA1	ODCA0	0000
Legend:		\mathbf{x} = unknown value on Reset, — = unimplemented, read	on Reset, –	– = unimple	smented, re		as '0'. Reset values are shown in hexadecimal for PinHigh devices.	are shown i	n hexadec	imal for Pir	high devic	tes.						

x = unknown value on reset, — = unimplemented, read as 0. reset values are shown in nexadecimal for PinFligh (The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams. ÷ Legen Note

PORTB REGISTER MAP⁽¹⁾ **TABLE 4-27**:

File Name	Addr	File Name Addr Bit 15 Bit 14 Bit 13	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C6	02C6 TRISB15 TRISB14 TRISB13 TRISB12	TRISB14	TRISB13	TRISB12	TRISB11	TRISB11 TRISB10 TRISB9 TRISB8 TRISB7 TRISB6 TRISB5 TRISB4 TRISB3 TRISB2 TRISB1	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFF
PORTB	02C8	RB15	RB14	RB14 RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RBO	XXXXX
LATB	02CA	02CA LATB15 LATB14 LATB13 LATB12	LATB14	LATB13	LATB12	LATB11	LATB11 LATB10 LATB9 LATB8 LATB7 LATB6 LATB5 LATB4 LATB3 LATB2 LATB1 LATB0	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	XXXXX
Legend: x = unknown value on Reset, — = unimplemented, re: Note 1: The actual set of I/O port pins varies from one device t	x = unkr The actu	Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices. Note 1: The actual set of <i>I</i> /O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.	on Reset, –) port pins v	— = unimple /aries from (emented, rest one device t	ad as 'o'. R to another.	and as '0'. Reset values are shown in hexadecimal for PinHigh to another. Please refer to the corresponding pinout diagrams.	are shown r to the cori	in hexadec responding	imal for Pin pinout diag	High device rams.	SS.						

The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams. ÷

TABLE 4-28 :	-28:	PORTC		PORTC REGISTER MAP ⁽¹⁾	AP ⁽¹⁾	-		-				-	-				-		查询dsl
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	PIC3
TRISC	02CC	TRISC15	TRISC14	TRISC13	TRISC12			I	1	I	1		TRISC4	TRISC3	TRISC2	TRISC1	I	FO1E	3F.
PORTC	02CE	RC15	RC14	RC13	RC12	I	I	I	I	Ι	I	1	RC4	RC3	RC2	RC1	I	XXXX	J1
LATC	02D0	LATC15	LATC14	LATC13	LATC12	I	I	I	1				LATC4	LATC3	LATC2	LATC1	I	XXXX	28
Legend: Note 1:	x = unk The act	nown value ual set of I/(e on Reset, O port pins	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices. The actual set of <i>I</i> /O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.	lemented, r€ one device	ead as 'o'. I to another	Reset value : Please ret	es are show fer to the co	/n in hexad	ecimal for F	inHigh dev igrams.	ices.							MC50
					(1)														06供
TABLE 4-29:	29:	PORTE		PORTD REGISTER MAP	AP''	-	-	-	-	-	-	-	-						<u>M</u>
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Elt 11	1 Bit 10	10 Bit 9	:9 Bit 8	8 Bit 7	7 Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	<u>商</u>
TRISD	02D2	TRISD15	TRISD14	4 TRISD13	3 TRISD12	12 TRISD11	011 TRISD10	D10 TRISD9	SD9 TRISD8	D8 TRISD7	07 TRISD6	06 TRISD5	5 TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	FFF	
PORTD	02D4	RD15	RD14	RD13	RD12	RD11	1 RD10	10 RD9	99 RD8	8 RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	XXXX	
LATD	02D6	LATD15	LATD14	. LATD13	3 LATD12	2 LATD11	11 LATD10	D10 LATD9	D9 LATD8	D8 LATD7	17 LATD6	6 LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	XXXX	
ODCD	06D2	ODCD15	ODCD14	4 ODCD13	3 ODCD12	2 ODCD11	011 ODCD10	D10 ODCD9	DB ODCD8	D8 ODCD7	0DCD6	6 ODCD5	5 ODCD4	ODCD3	ODCD2	ODCD1	ODCD0	0000	
Legend: Note 1:	x = unki The act	nown value ual set of l/i	e on Reset, O port pins	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices. The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.	lemented, ré n one device	ead as 'o'. I to another	Reset valué : Please rei	es are show fer to the co	/n in hexad	ecimal for F Ig pinout dia	'inHigh dev agrams.	ices.							
TABLE 4-30:	-30:	PORTE	E REGIS	PORTE REGISTER MAP ⁽¹⁾	AP ⁽¹⁾														
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
TRISE	02D8	I	Ι		1	Ι	Ι	TRISE9	TRISE8	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	01FF	1
PORTE	02DA		Ι	Ι	Ι	Ι	Ι	RE9	RE8	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	XXXX	
LATE	02DC		Ι		Ι			LATE9	LATE8	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	XXXX	
Legend: Note 1:	x = unki The act	nown value ual set of I/	e on Reset, O port pins	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices. The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.	lemented, rk i one device	ead as 'o'. I to another	Reset valué : Please rei	es are show fer to the co	/n in hexad	ecimal for F ig pinout dia	'inHigh dev agrams.	ices.							
TABLE 4-31:	-31:	PORTF		PORTF REGISTER MAP															r
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
TRISF	02DE	I		TRISF13	TRISF12	Ι		Ι	TRISF8	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	31FF	
PORTF	02E0	I	I	RF13	RF12	I		I	RF8	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0	XXXX	
LATF	02E2	I	I	LATF13	LATF12	I	I	I	LATF8	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	XXXX	

0000

ODCF0

ODCF1

ODCF2

ODCF3

ODCF4

ODCF5

ODCF6

ODCF7

ODCF8

I

I

I

ODCF12

ODCF13

I

I

06DE

x = unknown value on Reset, --- unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices. The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

© 2009 Microchip Technology Inc.

ODCF Legend: Note 1:

查询dsPIC33FJ128MC506供应商

TER MAP ⁽¹⁾	
PORTG REGISTI	
TABLE 4-32 :	

	TRISG0 F3CF	RG0 xxxx	LATG0 XXXX	ODCG0 0000	OMC
Bit 1	TRISG1	RG1		ODCG1	
Bit 2	TRISG2	RG2	LATG2 LATG1	ODCG2	
Bit 3	TRISG3	RG3	LATG3	ODCG3	
Bit 4	I	I		I	
Bit 5	I	Ι	Ι	Ι	vices.
Bit 6	TRISG6	RG6	LATG6	ODCG6	⊃inHigh dev agrams.
Bit 7	TRISG7	RG7	LATG8 LATG7 LATG6	ODCG7	ad as 'o'. Reset values are shown in hexadecimal for PinHigh o another. Please refer to the corresponding pinout diagrams.
Bit 8	TRISG8	RG8	LATG8	ODCG8	n in hexade vrrespondin
Bit 9	TRISG9	RG9	LATG9	ODCG9	s are show. er to the co
Bit 11 Bit 10	I	I	Ι	I	eset value. Please refe
Bit 11	1	I	Ι		id as 'o'. R
Bit 12	TRISG12	RG12	LATG12	ODCG12	nented, rea ne device t
Bit 13	TRISG13	RG13	LATG13	ODCG13	 – = unimpler aries from o
File Name Addr Bit 15 Bit 14	TRISG15 TRISG14 TRISG13	RG14	02E8 LATG15 LATG14 LATG13 LATG12	06E4 0DCG15 0DCG14 0DCG13 0DCG12	Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices. Note 1: The actual set of <i>I</i> /O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.
Bit 15	TRISG15	RG15	LATG15	ODCG15	nown value ual set of I/C
Addr	02E4	02E6	02E8	06E4	x = unk The act
File Name	TRISG	PORTG	LATG	ODCG	Legend: Note 1:

SYSTEM CONTROL REGISTER MAP **TABLE 4-33**:

All Resets	(1) XXXXX	0300 (2)	3040	0030	0000
Bit 0	POR	OSWEN			
Bit 1	BOR	- The Levier Comment and the Levier - Levier Carter and the Levier and the Levier and the Levier and the Levie	<0		
Bit 2	IDLE	Ι	PLLPRE<4:0>		TUN<5:0>
Bit 3	SLEEP	CF	H	<	TUN
Bit 4	WDTO	I		PLLDIV<8:0>	
Bit 5 Bit 4 Bit 3 Bit 2	SWDTEN	LOCK	Ι	-	
Bit 6	SWR	I	T<1:0>		I
Bit 7	VREGS EXTR SWR SWDTEN WDTO SLEEP IDLE	С-ККОСК	PLLPOST<1:0>		I
Bit 11 Bit 10 Bit 9 Bit 8	VREGS		^		
Bit 9		NOSC<2:0>	FRCDIV<2:0>	I	I
Bit 10		Z	H	Ι	-
Bit 11	I	-	DOZEN	Ι	-
Bit 12	I			Ι	I
Bit 13	I	COSC<2:0>	DOZE<2:0>	I	I
Bit 15 Bit 14 Bit 13 Bit 12	IOPUWR	0		Ι	I
Bit 15	0740 TRAPR IOPUWR	I	ROI	Ι	
Addr	0740	0742	0744	0746	0748
File Name Addr	RCON	OSCCON 0742	CLKDIV 0744	PLLFBD 0746	OSCTUN 0748

= unimplemented, read as '0'. Reset values are shown in hexadecimal. x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hex RCON register Reset values dependent on type of Reset. OSCCON register Reset values dependent on the FOSC Configuration bits and type of Reset. Legend: Note 1:

ä

NVM REGISTER MAP TABLE 4-34:

File Name Addr Bit 15 Bit 14 Bit 13 Bit 12	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0260	WR	WREN	WRERR	I	I	I	I	I	I	ERASE	I	I		NVMOP<3:0>	<3:0>		0000 (1)
NVMKEY	0766	Ι	Ι	I	I	I	1	I	I				NVMKEY<7:0>	Y<7:0>				0000
Legend:		own value	\mathbf{x} = unknown value on Reset, — = unimplemented, read	– = unimple	mented, rea	ad as '0'. R	as '0'. Reset values are shown in hexadecimal	are shown	in hexadec	imal.								

Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset. ÷ Note

PMD REGISTER MAP **TABLE 4-35**:

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 3 Bit 3	Bit 8	Bit 7	Bit 6	Bit 6 Bit 5	Bit 4	Bit 4 Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0270	T5MD	T4MD	T3MD	T2MD	T1MD	QEIMD	0770 T5MD T4MD T3MD T2MD T1MD QEIMD PWMMD	I	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	C2MD	12C1MD U2MD U1MD SPI2MD SPI1MD C2MD C1MD AD1MD	AD1MD	0000
PMD2	0772	IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD	0772 I IC8MP I IC7MP I IC6MP I IC6MP I IC4MP I IC3MP I IC2MP I IC1MP OC8MP OC8MP OC6MP OC6MP OC6MP OC3MP OC3MP OC2MP OC1MP	OC7MD	OC6MD	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0774	0774 T9MD T8MD T7MD T6MD	T8MD	T7MD	T6MD	Ι	-		Ι	Ι	Ι	Ι	I	Ι	Ι	I2C2MD	I2C2MD AD2MD	0000
Legend:	x = unk	nown value	on Reset,	= unim	olemented,	read as '0'	'. Reset va	lues are sho	wn in hexa	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.	-inHigh dev	rices.						

查询dsPIC33FJ128MC506供应商 4.2.7 SOFTWARE STACK

In addition to its use as a working register, the W15 register in the dsPIC33FJXXXMCX06/X08/X10 devices is also used as a software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 4-6. For a PC push during any CALL instruction, the MSb of the PC is zero-extended before the push, ensuring that the MSb is always clear.


Note:	A PC push during exception processing
	concatenates the SRL register to the MSb
	of the PC prior to the push.

The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word-aligned. Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. Thus, for example, if it is desirable to cause a stack error trap when the stack grows beyond address 0x2000 in RAM, initialize the SPLIM with the value 0x1FFE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.

FIGURE 4-6: CALL STACK FRAME



4.2.8 DATA RAM PROTECTION FEATURE

The dsPIC33FJXXXMCX06/X08/X10 devices supports Data RAM protection features which enable segments of RAM to be protected when used in conjunction with Boot and Secure Code Segment Security. BSRAM (Secure RAM segment for BS) is accessible only from the Boot Segment Flash code when enabled. SSRAM (Secure RAM segment for RAM) is accessible only from the Secure Segment Flash code when enabled. See Table 4-1 for an overview of the BSRAM and SSRAM SFRs.

4.3 Instruction Addressing Modes

The addressing modes in Table 4-36 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions are somewhat different from those in the other instruction types.

4.3.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

4.3.2 MCU INSTRUCTIONS

The 3-operand MCU instructions are of the following form:

Operand 3 = Operand 1 < function> Operand 2

where Operand 1 is always a working register (i.e., the addressing mode can only be register direct) which is referred to as Wb. Operand 2 can be a W register fetched from data memory or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- · Register Indirect
- Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-bit or 10-bit Literal

Note:		II instructions		
	addres	sing modes give	en above. I	ndividual
	instruct	ions may suppo	ort differen	t subsets
	of these	e addressing m	odes.	

查询dsPIC33FJ128MC506供应商 TABLE 4-36: FUNDAMENTAL ADDRESSING MODES SUPPORTED

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the EA.
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

4.3.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions and the DSP accumulator class of instructions provide a greater degree of addressing flexibility than other instructions. In addition to the Addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note:	For the MOV instructions, the Addressing
	mode specified in the instruction can differ
	for the source and destination EA.
	However, the 4-bit Wb (Register Offset)
	field is shared between both source and
	destination (but typically only used by
	one).

In summary, the following Addressing modes are supported by move and accumulator instructions:

- Register Direct
- · Register Indirect
- Register Indirect Post-modified
- · Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note:	Not	all	instructions	support	all	the
	Addr	essii	ng modes give	n above. I	ndivi	dual
	instr	uctio	ns may suppo	rt differen	t sub	sets
	of th	ese /	Addressing mo	odes.		

4.3.4 MAC INSTRUCTIONS

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY.N, MOVSAC and MSC), also referred to as MAC instructions, utilize a simplified set of addressing modes to allow the user to effectively manipulate the data pointers through register indirect tables.

The 2-source operand prefetch registers must be members of the set {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU and W10 and W11 will always be directed to the Y AGU. The effective addresses generated (before and after modification) must, therefore, be valid addresses within X data space for W8 and W9 and Y data space for W10 and W11.

Note:	Register	Indirect	with	Register	Offset
	Addressir	ng mode i	s only	available	for W9
	(in X spac	ce) and W	/11 (in	Y space).	

In summary, the following addressing modes are supported by the ${\tt MAC}$ class of instructions:

- Register Indirect
- Register Indirect Post-Modified by 2
- Register Indirect Post-Modified by 4
- Register Indirect Post-Modified by 6
- · Register Indirect with Register Offset (Indexed)

4.3.5 OTHER INSTRUCTIONS

Besides the various addressing modes outlined above, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD Acc, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

4.4 Modulo Addressing

Modulo Addressing mode is a method of providing an automated means to support circular data buffers using hardware. The objective is to remove the need for software to perform data address boundary checks when executing tightly looped code, as is typical in many DSP algorithms.

Modulo Addressing can operate in either data or program space (since the data pointer mechanism is essentially the same for both). One circular buffer can be supported in each of the X (which also provides the pointers into program space) and Y data spaces. Modulo Addressing

查询dsPIC33FJ128MC506供应商

can operate on any W register pointer. However, it is not advisable to use W14 or W15 for Modulo Addressing, since these two registers are used as the Stack Frame Pointer and Stack Pointer, respectively.

In general, any particular circular buffer can only be configured to operate in one direction, as there are certain restrictions on the buffer start address (for incrementing buffers) or end address (for decrementing buffers), based upon the direction of the buffer.

The only exception to the usage restrictions is for buffers which have a power-of-2 length. As these buffers satisfy the start and end address criteria, they may operate in a bidirectional mode (i.e., address boundary checks will be performed on both the lower and upper address boundaries).

4.4.1 START AND END ADDRESS

The Modulo Addressing scheme requires that a starting and ending address be specified and loaded into the 16-bit Modulo Buffer Address registers: XMODSRT, XMODEND, YMODSRT and YMODEND (see Table 4-1).

Note:	Y space Modulo Addressing EA calcula-
	tions assume word sized data (LSb of
	every EA is always clear).

The length of a circular buffer is not directly specified. It is determined by the difference between the corresponding start and end addresses. The maximum possible length of the circular buffer is 32K words (64 Kbytes).


4.4.2 W ADDRESS REGISTER SELECTION

The Modulo and Bit-Reversed Addressing Control register, MODCON<15:0>, contains enable flags as well as a W register field to specify the W Address registers. The XWM and YWM fields select which registers will operate with Modulo Addressing. If XWM = 15, X RAGU and X WAGU Modulo Addressing is disabled. Similarly, if YWM = 15, Y AGU Modulo Addressing is disabled.

The X Address Space Pointer W register (XWM) to which Modulo Addressing is to be applied is stored in MODCON<3:0> (see Table 4-1). Modulo Addressing is enabled for X data space when XWM is set to any value other than '15' and the XMODEN bit is set at MODCON<15>.

The Y Address Space Pointer W register (YWM) to which Modulo Addressing is to be applied is stored in MODCON<7:4>. Modulo Addressing is enabled for Y data space when YWM is set to any value other than '15' and the YMODEN bit is set at MODCON<14>.

FIGURE 4-7: MODULO ADDRESSING OPERATION EXAMPLE



查询dsPIC33FJ128MC506供应商 4.4.3 MODULO ADDRESSING APPLICABILITY

Modulo Addressing can be applied to the Effective Address (EA) calculation associated with any W register. It is important to realize that the address boundaries check for addresses less than or greater than the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes may, therefore, jump beyond boundaries and still be adjusted correctly.

Note: The modulo corrected effective address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the effective address. When an address offset (e.g., [W7+W2]) is used, Modulo Address correction is performed but the contents of the register remain unchanged.

4.5 Bit-Reversed Addressing

Bit-Reversed Addressing mode is intended to simplify data reordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which may be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

4.5.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing mode is enabled when the following conditions exist:

- The BWM bits (W register selection) in the MODCON register are any value other than '15' (the stack cannot be accessed using Bit-Reversed Addressing).
- 2. The BREN bit is set in the XBREV register.
- 3. The addressing mode used is Register Indirect with Pre-Increment or Post-Increment.

If the length of a bit-reversed buffer is $M = 2^N$ bytes, the last 'N' bits of the data buffer start address must be zeros.

XB<14:0> is the Bit-Reversed Address modifier, or 'pivot point', which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.

Note:	All bit-reversed EA calculations assume
	word sized data (LSb of every EA is
	always clear). The XB value is scaled
	accordingly to generate compatible (byte)
	addresses.

When enabled, Bit-Reversed Addressing is only executed for Register Indirect with Pre-Increment or Post-Increment Addressing and word sized data writes. It will not function for any other addressing mode or for byte sized data; normal addresses are generated instead. When Bit-Reversed Addressing is active, the W Address Pointer is always added to the address modifier (XB) and the offset associated with the Register Indirect Addressing mode is ignored. In addition, as word sized data is a requirement, the LSb of the EA is ignored (and always clear).

Note: Modulo Addressing and Bit-Reversed Addressing should not be enabled together. In the event that the user attempts to do so, Bit-Reversed Addressing will assume priority for the X WAGU, and X WAGU Modulo Addressing will be disabled. However, Modulo Addressing will continue to function in the X RAGU.

If Bit-Reversed Addressing has already been enabled by setting the BREN (XBREV<15>) bit, then a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the bit-reversed pointer.




TABLE 4-37 :	BIT-REVERSED ADDRESS SEQUENCE (16-ENTRY)
	BIT RETEROED ADDREEDE DE QUERTEE	

IADLL	407.			D ADDINESS SEQU			N I N I I		
		Norma	al Addre	SS			Bit-Rev	ersed Ac	ldress
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	0	0	0	8
0	0	1	0	2	0	1	0	0	4
0	0	1	1	3	1	1	0	0	12
0	1	0	0	4	0	0	1	0	2
0	1	0	1	5	1	0	1	0	10
0	1	1	0	6	0	1	1	0	6
0	1	1	1	7	1	1	1	0	14
1	0	0	0	8	0	0	0	1	1
1	0	0	1	9	1	0	0	1	9
1	0	1	0	10	0	1	0	1	5
1	0	1	1	11	1	1	0	1	13
1	1	0	0	12	0	0	1	1	3
1	1	0	1	13	1	0	1	1	11
1	1	1	0	14	0	1	1	1	7
1	1	1	1	15	1	1	1	1	15

查询dsPIC33FJ128MC506供应商

4.6 Interfacing Program and Data Memory Spaces

The dsPIC33FJXXXMCX06/X08/X10 architecture uses a 24-bit wide program space and a 16-bit wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the dsPIC33FJXXXMCX06/X08/X10 architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. It can only access the least significant word of the program word.

4.6.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).


For remapping operations, the 8-bit Program Space Visibility register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.

Table 4-38 and Figure 4-9 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, whereas D<15:0> refers to a data space word.

TABLE 4-38: PROGRAM SPACE ADDRESS CONSTRUCTION

Access Type	Access Space	Program Space Address				
		<23>	<22:16>	<15>	<14:1>	<0>
Instruction Access (Code Execution)	User	0 PC<22:1>			0	
		0xxx xxxx xxxx xxxx xxxx xxx0				
TBLRD/TBLWT (Byte/Word Read/Write)	User	TBLPAG<7:0>		Data EA<15:0>		
		0xxx xxxx xxxx			xx xxxx xxxx	
	Configuration	TBLPAG<7:0>		Data EA<15:0>		
		1xxx xxxx xxxx xxxx xxxx				
Program Space Visibility (Block Remap/Read)	User	0	PSVPAG<7:0>		Data EA<14:0> ⁽¹⁾	
		0	XXXX XXXX		XXX XXXX XXXX XXXX	

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.



查询dsPIC33FJ128MC506供应商

4.6.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE **INSTRUCTIONS**

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit word wide address spaces residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word, and TBLRDH and TBLWTH access the space which contains the upper data byte.

Two table instructions are provided to move byte or word sized (16-bit) data to and from program space. Both function as either byte or word operations.

TBLRDL (Table Read Low): In Word mode, it 1. maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).


In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'.

2. TBLRDH (Table Read High): In Word mode, it maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom' byte, will always be '0'.

In Byte mode, it maps the upper or lower byte of the program word to D<7:0> of the data address, as above. Note that the data will always be '0' when the upper 'phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in Section 5.0 "Flash Program Memory".

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.



ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS FIGURE 4-10:

查询dsPIC33FJ128MC506供应商

4.6.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access of stored constant data from the data space without the need to use special instructions (i.e., TBLRDL/H).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. Note that by incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add an additional cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address, 8000h and higher, maps directly into a corresponding program memory address (see Figure 4-11), only the lower 16 bits of the 24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note: PSV access is temporarily disabled during table reads/writes.


For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV and are executed inside a REPEAT loop, there will be some instances that require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction accessing data using PSV to execute in a single cycle.

FIGURE 4-11: PROGRAM SPACE VISIBILITY OPERATION



查询dsPIC33FJ128MC506供应商 NOTES:

查询dsPIC33FJ128MC506供应商

FLASH PROGRAM MEMORY 5.0

Note: This data sheet summarizes the features of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 5. "Flash Programming" (DS70191) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The dsPIC33FJXXXMCX06/X08/X10 devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- 1. In-Circuit Serial Programming[™] (ICSP[™]) programming capability
- Run-Time Self-Programming (RTSP) 2.

ICSP allows a dsPIC33FJXXXMCX06/X08/X10 device to be serially programmed while in the end application circuit. This is simply done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGECx/PGEDx), and three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and

then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.


RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user can write program memory data by blocks (or 'rows') of 64 instructions (192 bytes) at a time or by single program memory word: and the user can erase program memory in blocks or 'pages' of 512 instructions (1536 bytes) at a time.

5.1 **Table Instructions and Flash** Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits <7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and TBLWTL instructions are used to read or write to bits <15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits <23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.



查询dsPIC33FJ128MC506供应商 5.2 RTSP Operation

The dsPIC33FJXXXMCX06/X08/X10 Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user to erase a page of memory at a time, which consists of eight rows (512 instructions), and to program one row or one word at a time. Table 26-12 shows typical erase and programming times. The 8-row erase pages and single-row write rows are edge-aligned, from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers in sequential order. The instruction words loaded must always be from a group of 64 boundary.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register. A total of 64 TBLWTL and TBLWTH instructions are required to load the instructions.

All of the table write operations are single-word writes (two instruction cycles), because only the buffers are written. A programming cycle is required for programming each row.

5.3 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.

The programming time depends on the FRC accuracy (see Table 26-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). Use the following formula to calculate the minimum and maximum values for the Row Write Time, Page Erase Time and Word Write Cycle Time parameters (see Table 26-12).

EQUATION 5-1: PROGRAMMING TIME

For example, if the device is operating at +85°C, the FRC accuracy will be $\pm 2\%$. If the TUN<5:0> bits (see Register 9-4) are set to `b111111, the Minimum Row Write Time is:

$$T_{RW} = \frac{11064 \ Cycles}{7.37 \ MHz \times (1 + 0.02) \times (1 - 0.00375)} = 1.48 ms$$

and, the Maximum Row Write Time is:

$$T_{RW} = \frac{11064 \ Cycles}{7.37 \ MHz \times (1 - 0.02) \times (1 - 0.00375)} = 1.54 ms$$

Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

5.4 Control Registers

There are two SFRs used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 0x55 and 0xAA to the NVMKEY register. Refer to **Section 5.3 "Programming Operations"** for further details.

R/SO-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	U-0	U-0	U-0	U-0	U-0	
WR	WREN	WRERR		_		_		
bit 15								
U-0	R/W-0 ⁽¹⁾	U-0	U-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0	
—	ERASE	—	_		NVM	0P<3:0> ⁽²⁾		
bit 7								
Legend:		SO = Settable	e-only bit					
R = Readable b	it	W = Writable	bit	U = Unimple	mented bit, re	ad as '0'		
-n = Value at PC	DR	'1' = Bit is set	İ	'0' = Bit is cle		x = Bit is unk	nown	
	WR: Write Co							
					ion. The operation	ation is self-time	d and the	
		by hardware or			10			
	WREN: Write			plete and inactiv	e			
				tione				
		lash program/e ash program/e						
		te Sequence E	•					
		•	•		r termination h	nas occurred (bit	is set	
		cally on any se					13 301	
			-	mpleted normall	у			
bit 12-7	Unimplemer	ted: Read as '	0'					
bit 6	ERASE: Eras	se/Program En	able bit					
		-		ed by NVMOP<	3:0> on the ne	ext WR comman	d	
	0 = Perform	the program op	peration spe	cified by NVMO	P<3:0> on the	e next WR comm	and	
bit 5-4	Unimplemer	nted: Read as '	0'					
bit 3-0	NVMOP<3:0	>: NVM Operat	tion Select b	oits ⁽²⁾				
	If ERASE = 1							
		ory bulk erase	operation					
	1110 = Rese							
		e General Segr e Secure Segr						
	1011 = Rese							
	0011 = No o							
		ory page erase	operation					
	0001 = No o							
	0000 = Erase	e a single Conf	iguration rec	gister byte				
	If ERASE = c							
	1111 = No o							
	1110 = Reserved							
	1101 = No o 1100 = No o							
	1011 = Rese							
		ory word progra	am operatio	n				
	0010 = No o	peration	-					
		ory row progra		register byte				

2: All other combinations of NVMOP<3:0> are unimplemented.

查询dsPIC33FJ128MC506供应商

5.4.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is as follows:

- 1. Read eight rows of program memory (512 instructions) and store it in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 5-1):
 - a) Set the NVMOP bits (NVMCON<3:0>) to '0010' to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
 - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
 - c) Write 0x55 to NVMKEY.
 - d) Write 0xAA to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-2).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 0x55 to NVMKEY.
 - c) Write 0xAA to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat steps 4 and 5 using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-3.

EXAMPLE 5-1: ERASING A PROGRAM MEMORY PAGE

; Set up NVMCON for block erase operation MOV #0x4042, W0	
MOV W0, NVMCON	, ; Initialize NVMCON
; Init pointer to row to be ERASED	
MOV #tblpage(PROG_ADDR), W0	;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #tbloffset(PROG_ADDR), W0	; Initialize in-page EA[15:0] pointer
TBLWTL WO, [WO]	; Set base address of erase block
DISI #5	; Block all interrupts with priority <7
	; for next 5 instructions
MOV #0x55, W0	
MOV W0, NVMKEY	; Write the 55 key
MOV #0xAA, W1	;
MOV W1, NVMKEY	; Write the AA key
BSET NVMCON, #WR	; Start the erase sequence
NOP	; Insert two NOPs after the erase
NOP	; command is asserted

]dsPIC33FJ128 EXAMPLE 5-2 :		BUFFERS
· Set up NVMCO	N for row programming oper	
, set up NVMCO MOV	#0x4001, W0	
MOV	W0, NVMCON	; ; Initialize NVMCON
		memory location to be written
	ry selected, and writes en	
, program memo MOV	#0x0000, W0	
MOV	W0, TBLPAG	, ; Initialize PM Page Boundary SFR
	#0x6000, W0	; An example program memory address
	TBLWT instructions to writ	
; 0th program		
, ocn_program_ MOV	#LOW WORD 0, W2	
MOV	#HIGH BYTE 0, W3	;
	W2, [W0]	, ; Write PM low word into program latch
	W2, [W0] W3, [W0++]	; Write PM high byte into program latch
; 1st program	,	; write PM high byte into program fatch
, isc_program_ MOV	#LOW WORD 1, W2	
MOV	#HIGH BYTE 1, W3	
	W2, [W0]	; ; Write PM low word into program latch
	W2, [W0] W3, [W0++]	; Write PM high byte into program latch
		; write PM nigh byte into program fatch
; 2nd_program MOV	#LOW WORD 2, W2	
MOV	#HIGH BYTE 2, W3	;
	W2, [W0]	; ; Write PM low word into program latch
	W2, [W0] W3, [W0++]	; Write PM low word into program latch ; Write PM high byte into program latch
IDLWIN	W3, [W0++]	; write PM high byte into program fatch
•		
•		
• Cand process	word	
; 63rd_program	—	
MOV	#LOW_WORD_31, W2	;
MOV	<pre>#HIGH_BYTE_31, W3</pre>	; White DM low wood into property lately
	W2, [W0]	; Write PM low word into program latch
TBLWTH	W3, [W0++]	; Write PM high byte into program latch

EXAMPLE 5-3: INITIATING A PROGRAMMING SEQUENCE

DISI	#5	; Block all interrupts with priority <7
		; for next 5 instructions
MOV	#0x55, W0	
MOV	W0, NVMKEY	; Write the 55 key
MOV	#0xAA, W1	;
MOV	W1, NVMKEY	; Write the AA key
BSET	NVMCON, #WR	; Start the erase sequence
NOP		; Insert two NOPs after the
NOP		; erase command is asserted

查询dsPIC33FJ128MC506供应商 NOTES:

查询dsPIC33FJ128MC506供应商

6.0 RESET

Note: This data sheet summarizes the features of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 8. "Reset" (DS70192) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- · POR: Power-on Reset
- · BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDT: Watchdog Timer Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Opcode and Uninitialized W Register Reset

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of Reset will make the SYSRST signal active. Many registers associated with the CPU and peripherals are forced to a known Reset state. Most registers are unaffected by a Reset; their status is unknown on POR and unchanged by all other Resets.

Note: Refer to the specific peripheral or CPU section of this manual for register Reset states.

All types of device Reset will set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1). A POR will clear all bits except for the POR bit (RCON<0>), which is set. The user can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.

FIGURE 6-1: **RESET SYSTEM BLOCK DIAGRAM** RESET Instruction Glitch Filter MCI R WDT Module Sleep or Idle BOR Internal SYSRST Regulator POR VDD Rise Detect Trap Conflict Illegal Opcode Uninitialized W Register -

查询dsPIC33FJ128MC506供应商

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾

R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0
TRAPR	IOPUWR	—	—	—	—	—	VREGS
bit 15							bit 8
D 444 0	5444.0	D 444.0	D 444 0	D 444 0	D111	D 444 4	D 444 4
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable I	oit	U = Unimpler	mented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	-	Reset Flag bit					
		onflict Reset has onflict Reset has		d			
bit 14		egal Opcode or			ot Elog bit		
DIL 14		•			ode or uninitiali	zed W registe	r used as an
	-	Pointer caused				200 11 109.000	
	•	l opcode or unir		eset has not o	ccurred		
bit 13-9	-	ted: Read as 'o					
bit 8		age Regulator S	•	•			
	•	egulator is active egulator goes in	•	•	een		
bit 7	-	nal Reset (MCL	_		ccp		
	1 = A Master	Clear (pin) Res Clear (pin) Res	et has occuri				
bit 6		ire Reset (Instru					
		instruction has	, .				
		instruction has					
bit 5	SWDTEN: So	oftware Enable/	Disable of WI	⊃T bit ⁽²⁾			
	1 = WDT is e 0 = WDT is d						
bit 4		hdog Timer Tim	o out Elaa bi	+			
DIL 4		e-out has occuri	-	L			
		e-out has not oc					
bit 3	SLEEP: Wak	SLEEP: Wake-up from Sleep Flag bit					
	 1 = Device has been in Sleep mode 0 = Device has not been in Sleep mode 						
bit 2	IDLE: Wake-	up from Idle Fla	g bit				
		as in Idle mode as not in Idle m	ode				
	All of the Reset st cause a device R		e set or cleare	ed in software.	Setting one of th	nese bits in soft	ware does not

2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

查询dsPIC33FJ128MC506供应商

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 1 BOR: Brown-out Reset Flag bit 1 = A Brown-out Reset has occurred 0 = A Brown-out Reset has not occurred
- bit 0 **POR:** Power-on Reset Flag bit
 - 1 = A Power-on Reset has occurred
 - 0 = A Power-on Reset has not occurred
 - **Note 1:** All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

查询dsPIC33FJ128MC506供应商 TABLE 6-1: RESET FLAG BIT OPERATION

Flag Bit	Setting Event	Clearing Event			
TRAPR (RCON<15>)	Trap conflict event	POR, BOR			
IOPUWR (RCON<14>)	Illegal opcode or uninitialized W register access	POR, BOR			
EXTR (RCON<7>)	MCLR Reset	POR			
SWR (RCON<6>)	RESET instruction	POR, BOR			
WDTO (RCON<4>)	WDT time-out	PWRSAV instruction, POR, BOR			
SLEEP (RCON<3>) PWRSAV #SLEEP instruction		POR, BOR			
IDLE (RCON<2>)	PWRSAV #IDLE instruction	POR, BOR			
BOR (RCON<1>) BOR, POR		—			
POR (RCON<0>)	POR	_			

Note: All Reset flag bits may be set or cleared by the user software.

6.1 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen, as shown in Table 6-2. If clock switching is disabled, the system clock source is always selected according to the oscillator Configuration bits. Refer to **Section 9.0 "Oscillator Configuration"** for further details.

TABLE 6-2:OSCILLATOR SELECTION vs.TYPE OF RESET (CLOCK
SWITCHING ENABLED)

Reset Type	Clock Source Determinant
POR	Oscillator Configuration bits
BOR	(FNOSC<2:0>)
MCLR	COSC Control bits
WDTR	(OSCCON<14:12>)
SWR	

6.2 Device Reset Times

The Reset times for various types of device Reset are <u>summarized</u> in Table 6-3. The system Reset signal, SYSRST, is released after the POR and PWRT delay times expire.

The time at which the device actually begins to execute code also depends on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable SYSRST delay times.

The FSCM delay determines the time at which the FSCM begins to monitor the system clock source after the SYSRST signal is released.

查询dsPIC33FJ128MC506供应商

TABLE 6-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS

Reset Type Clock Source		SYSRST Delay	System Clock Delay	FSCM Delay	Notes
POR	EC, FRC, LPRC	TPOR + TSTARTUP + TRST	_	_	1, 2, 3
	ECPLL, FRCPLL	TPOR + TSTARTUP + TRST	TLOCK	TFSCM	1, 2, 3, 5, 6
	XT, HS, SOSC	TPOR + TSTARTUP + TRST	Tost	TFSCM	1, 2, 3, 4, 6
	XTPLL, HSPLL	TPOR + TSTARTUP + TRST	Tost + Tlock	TFSCM	1, 2, 3, 4, 5, 6
BOR	EC, FRC, LPRC	TSTARTUP + TRST	_		3
	ECPLL, FRCPLL	TSTARTUP + TRST	TLOCK	TFSCM	3, 5, 6
	XT, HS, SOSC	TSTARTUP + TRST	Tost	TFSCM	3, 4, 6
	XTPLL, HSPLL	TSTARTUP + TRST	Tost + Tlock	TFSCM	3, 4, 5, 6
MCLR	Any Clock	Trst	_		3
WDT	Any Clock	Trst	_		3
Software	Any Clock	Trst	_		3
Illegal Opcode	Any Clock	Trst	—		3
Uninitialized W	Any Clock	Trst	—	_	3
Trap Conflict	Any Clock	Trst	_		3

Note 1: TPOR = Power-on Reset delay (10 μ s nominal).

- **2:** TSTARTUP = Conditional POR delay of 20 μs nominal (if on-chip regulator is enabled) or 64 ms nominal Power-up Timer delay (if regulator is disabled). TSTARTUP is also applied to all returns from powered-down states, including waking from Sleep mode, if the regulator is enabled.
- 3: TRST = Internal state Reset time (20 µs nominal).
- **4:** Tos⊤ = Oscillator Start-up Timer. A 10-bit counter counts 1024 oscillator periods before releasing the oscillator clock to the system.
- **5**: TLOCK = PLL lock time (20 μs nominal).
- **6**: TFSCM = Fail-Safe Clock Monitor delay (100 μs nominal).

6.2.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) have a relatively long start-up time. Therefore, <u>one or more of the following conditions</u> is possible after SYSRST is released:

- The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer has not expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

6.2.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it begins to monitor the system clock source when SYSRST is released. If a valid clock source is not available at this time, the device automatically switches to the FRC oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine.

6.2.2.1 FSCM Delay for Crystal and PLL Clock Sources

When the system clock source is provided by a crystal oscillator and/or the PLL, a small delay, TFSCM, is automatically inserted after the POR and PWRT delay times. The FSCM does not begin to monitor the system clock source until this delay expires. The FSCM delay time is nominally 500 μ s and provides additional time for the oscillator and/or PLL to stabilize. In most cases, the FSCM delay prevents an oscillator failure trap at a device Reset when the PWRT is disabled.

查询dsPIC33FJ128MC506供应商

6.3 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function, and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset, with the exception of two registers. The Reset value for the Reset Control register, RCON, depends on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, depends on the type of Reset and the programmed values of the oscillator Configuration bits in the FOSC Configuration register.

查询dsPIC33FJ128MC506供应商 7.0 INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 6**. "Interrupts" (DS70184) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The interrupt controller for the dsPIC33FJXXXMCX06/ X08/X10 family of devices reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC33FJXXXMCX06/X08/X10 CPU. It has the following features:

- Up to eight processor exceptions and software traps
- Seven user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- · Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) is shown in Figure 7-1. The IVT resides in program memory, starting at location 000004h. The IVT contains 126 vectors consisting of eight nonmaskable trap vectors plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this priority is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the interrupt associated with vector 0 will take priority over interrupts at any other vector address.

The dsPIC33FJXXXMCX06/X08/X10 family of devices implement up to 67 unique interrupts and five nonmaskable traps. These are summarized in Table 7-1 and Table 7-2.

7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC33FJXXXMCX06/X08/X10 device clears its registers in response to a Reset, which forces the PC to zero. The digital signal controller then begins program execution at location 0x000000. The user programs a GOTO instruction at the Reset address, which redirects program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

	J128MC506供应商		
GURE 7-1:	dsPIC33FJXXXMCX06/X0	8/X10 INTEI	RRUPT VECTOR TABLE
1		7	
	Reset - GOTO Instruction	0x000000	
	Reset – GOTO Address	0x000002	
	Reserved	0x000004	
	Oscillator Fail Trap Vector		
	Address Error Trap Vector		
	Stack Error Trap Vector		
	Math Error Trap Vector		
	DMA Error Trap Vector		
	Reserved		
	Reserved		
	Interrupt Vector 0	0x000014 —	
	Interrupt Vector 1		
	~		
	~		
	~		
	Interrupt Vector 52	0x00007C	Interrupt Vector Table (IVT) ⁽¹⁾
	Interrupt Vector 53	0x00007E	
Lity	Interrupt Vector 54	0x000080	
Lio	~		
<u>ц</u>	~		
rde	~		
0	Interrupt Vector 116	0x0000FC	
ıra	Interrupt Vector 117	0x0000FE	
Decreasing Natural Order Priority	Reserved	0x000100	
∠ B	Reserved	0x000102	
sin	Reserved		
ea	Oscillator Fail Trap Vector		
ect	Address Error Trap Vector		
	Stack Error Trap Vector		
	Math Error Trap Vector		
	DMA Error Trap Vector		
	Reserved		
	Reserved		
	Interrupt Vector 0	0x000114 —	
	Interrupt Vector 1	-	
	~	-	
	~	-	· · · · · · · · · · · · · · · · · · ·
	~		Alternate Interrupt Vector Table (AIVT) ⁽¹⁾
	Interrupt Vector 52	0x00017C	
	Interrupt Vector 53	0x00017E	
	Interrupt Vector 54	0x000180	
	~	-	
	~		
	~	_	
	Interrupt Vector 116	0.000455	
. ↓	Interrupt Vector 117	0x0001FE —	1
۰.	Start of Code	0x000200	
Nate 4	· Coo Tablo 7 1 for the list of implement	ntod intorrunt	rectore
NOLE	: See Table 7-1 for the list of impleme	meu menupt v	

查询dsPIC33FJ128MC506供应商

TABLE 7-1	ABLE 7-1: INTERRUPT VECTORS						
Vector Number	Interrupt Request (IRQ) Number	IVT Address	AIVT Address	Interrupt Source			
8	0	0x000014	0x000114	INT0 – External Interrupt 0			
9	1	0x000016	0x000116	IC1 – Input Compare 1			
10	2	0x000018	0x000118	OC1 – Output Compare 1			
11	3	0x00001A	0x00011A	T1 – Timer1			
12	4	0x00001C	0x00011C	DMA0 – DMA Channel 0			
13	5	0x00001E	0x00011E	IC2 – Input Capture 2			
14	6	0x000020	0x000120	OC2 – Output Compare 2			
15	7	0x000022	0x000122	T2 – Timer2			
16	8	0x000024	0x000124	T3 – Timer3			
17	9	0x000026	0x000126	SPI1E – SPI1 Error			
18	10	0x000028	0x000128	SPI1 – SPI1 Transfer Done			
19	11	0x00002A	0x00012A	U1RX – UART1 Receiver			
20	12	0x00002C	0x00012C	U1TX – UART1 Transmitter			
21	13	0x00002E	0x00012E	ADC1 – ADC 1			
22	14	0x000030	0x000130	DMA1 – DMA Channel 1			
23	15	0x000032	0x000132	Reserved			
20	16	0x000034	0x000134	SI2C1 – I2C1 Slave Events			
25	10	0x000036	0x000136	MI2C1 – I2C1 Master Events			
26	17	0x000038	0x000138	Reserved			
20	18	0x000038	0x000138	Change Notification Interrupt			
28	20	0x00003A	0x00013A 0x00013C	INT1 – External Interrupt 1			
20	20		0x00013C	ADC2 – ADC 2			
	21	0x00003E 0x000040	0x00013E	IC7 – Input Capture 7			
30	22	0x000040	0x000140 0x000142	IC8 – Input Capture 8			
31	23			DMA2 – DMA Channel 2			
		0x000044	0x000144				
33	25	0x000046	0x000146	OC3 – Output Compare 3			
34	26	0x000048	0x000148	OC4 – Output Compare 4			
35	27	0x00004A	0x00014A	T4 – Timer4			
36	28	0x00004C	0x00014C	T5 – Timer5			
37	29	0x00004E	0x00014E	INT2 – External Interrupt 2			
38	30	0x000050	0x000150	U2RX – UART2 Receiver			
39	31	0x000052	0x000152	U2TX – UART2 Transmitter			
40	32	0x000054	0x000154	SPI2E – SPI2 Error			
41	33	0x000056	0x000156	SPI1 – SPI1 Transfer Done			
42	34	0x000058	0x000158	C1RX – ECAN1 Receive Data Ready			
43	35	0x00005A	0x00015A	C1 – ECAN1 Event			
44	36	0x00005C	0x00015C	DMA3 – DMA Channel 3			
45	37	0x00005E	0x00015E	IC3 – Input Capture 3			
46	38	0x000060	0x000160	IC4 – Input Capture 4			
47	39	0x000062	0x000162	IC5 – Input Capture 5			
48	40	0x000064	0x000164	IC6 – Input Capture 6			
49	41	0x000066	0x000166	OC5 – Output Compare 5			
50	42	0x000068	0x000168	OC6 – Output Compare 6			
51	43	0x00006A	0x00016A	OC7 – Output Compare 7			
52	44	0x00006C	0x00016C	OC8 – Output Compare 8			
53	45	0x00006E	0x00016E	Reserved			

查询dsPIC33FJ128MC506供应商 TABLE 7.1· INTERRUPT VECTORS (CONTINUED)

TABLE 7-1: INTERRUPT VECTORS (CONTINUED)						
Vector Number	Interrupt Request (IRQ) Number	IVT Address	AIVT Address Interrupt Source			
54	46	0x000070	0x000170	DMA4 – DMA Channel 4		
55	47	0x000072	0x000172	T6 – Timer6		
56	48	0x000074	0x000174	T7 – Timer7		
57	49	0x000076	0x000176	SI2C2 – I2C2 Slave Events		
58	50	0x000078	0x000178	MI2C2 – I2C2 Master Events		
59	51	0x00007A	0x00017A	T8 – Timer8		
60	52	0x00007C	0x00017C	T9 – Timer9		
61	53	0x00007E	0x00017E	INT3 – External Interrupt 3		
62	54	0x000080	0x000180	INT4 – External Interrupt 4		
63	55	0x000082	0x000182	C2RX – ECAN2 Receive Data Ready		
64	56	0x000084	0x000184	C2 – ECAN2 Event		
65	57	0x000086	0x000186	PWM – PWM Period Match		
66	58	0x000088	0x000188	QEI – Position Counter Compare		
69	61	0x00008E	0x00018E	DMA5 – DMA Channel 5		
70	62	0x000090	0x000190	Reserved		
71	63	0x000092	0x000192	FLTA – MCPWM Fault A		
72	64	0x000094	0x000194	FLTB – MCPWM Fault B		
73	65	0x000096	0x000196	U1E – UART1 Error		
74	66	0x000098	0x000198	U2E – UART2 Error		
75	67	0x00009A	0x00019A	Reserved		
76	68	0x00009C	0x00019C	DMA6 – DMA Channel 6		
77	69	0x00009E	0x00019E	DMA7 – DMA Channel 7		
78	70	0x0000A0	0x0001A0	C1TX – ECAN1 Transmit Data Request		
79	71	0x0000A2	0x0001A2	C2TX – ECAN2 Transmit Data Request		
80-125	72-117	0x0000A4- 0x0000FE	0x0001A4- 0x0001FE	Reserved		

TABLE 7-2: TRAP VECTORS

Vector Number	IVT Address	AIVT Address	Trap Source
0	0x000004	0x000104	Reserved
1	0x000006	0x000106	Oscillator Failure
2	0x000008	0x000108	Address Error
3	0x00000A	0x00010A	Stack Error
4	0x00000C	0x00010C	Math Error
5	0x00000E	0x00010E	DMA Error Trap
6	0x000010	0x000110	Reserved
7	0x000012	0x000112	Reserved

查询dsPIC33FJ128MC506供应商

7.3 Interrupt Control and Status Registers

dsPIC33FJXXXMCX06/X08/X10 devices implement a total of 30 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFS0 through IFS4
- IEC0 through IEC4
- IPC0 through IPC17
- INTTREG

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

The IFS registers maintain all of the interrupt request flags. Each source of interrupt has a Status bit, which is set by the respective peripherals or external signal and is cleared via software.

The IEC registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals. The IPC registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into vector number (VECNUM<6:0>) and Interrupt level (ILR<3:0>) bit fields in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having vector number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0> and the INT0IP bits in the first position of IPC0 (IPC0<2:0>).

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. The CPU STATUS register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU interrupt priority level. The user can change the current CPU priority level by writing to the IPL bits.

The CORCON register contains the IPL3 bit which, together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-1 through Register 7-32 in the following pages.

查询dsPIC33FJ128MC506供应商

REGISTER 7-1: SR: CPU STATUS REGISTER⁽¹⁾

R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0
OA	OB	SA	SB	OAB	SAB	DA	DC
bit 15							bit 8

R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 ⁽²⁾	IPL1 ⁽²⁾	IPL0 ⁽²⁾	RA	Ν	OV	Z	С
bit 7							bit 0

Legend:		
C = Clear only bit	R = Readable bit	U = Unimplemented bit, read as '0'
S = Set only bit	W = Writable bit	-n = Value at POR
'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5 IPL<2:0>: CPU Interrupt Priority Level Status bits⁽²⁾

111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled

- 110 = CPU Interrupt Priority Level is 6 (14)
- 101 = CPU Interrupt Priority Level is 5 (13)
- 100 = CPU Interrupt Priority Level is 4 (12)
- 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10)
- 001 = CPU Interrupt Priority Level is 1 (9)
- 000 = CPU Interrupt Priority Level is 0 (8)

Note 1: For complete register details, see Register 3-1: "SR: CPU STATUS REGISTER".

2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.

R/W-0

R-0

R-0

R-0

3: The IPL<2:0> Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

R/W-0

	—	—	US	EDT		DL<2:0>	
bit 15							bit 8
			=				
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	PSV	RND	IF
bit 7							bit 0
							
Legend:		C = Clear only	/ bit				
R = Readable bit W = Writable bit		-n = Value at POR '1' = Bit is set					
0' = Bit is cleare	ed	'x = Bit is unkr	nown	U = Unimplemented bit, read as '0'			

REGISTER 7-2: CORCON: CORE CONTROL REGISTER⁽¹⁾

U-0

U-0

bit 3 IPL3: (

U-0

IPL3: CPU Interrupt Priority Level Status bit 3⁽²⁾ 1 = CPU interrupt priority level is greater than 7

0 = CPU interrupt priority level is 7 or less

Note 1: For complete register details, see Register 3-2: "CORCON: CORE CONTROL REGISTER".

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

dsPIC33FJ128MC506供应商 REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1										
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W			
NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COV			
bit 15										
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-			
SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL				
bit 7			• 			•				
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplem	ented bit, rea	d as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkr	iown			
bit 15	NSTDIS: Inte	errupt Nesting [Disable bit							
	1 = Interrupt	nesting is disat nesting is enab	bled							
bit 14	OVAERR: Ac	cumulator A O	verflow Trap F	lag bit						
	1 = Trap was	caused by ove	erflow of Accur	mulator A						
	0 = Trap was	not caused by	overflow of A	ccumulator A						
bit 13	OVBERR: Accumulator B Overflow Trap Flag bit									
		caused by ove not caused by								
bit 12	COVAERR: A	Accumulator A	Catastrophic C	Overflow Trap F	lag bit					
				flow of Accumu						
bit 11	COVBERR: A	COVBERR: Accumulator B Catastrophic Overflow Trap Flag bit								
	•	•	•	flow of Accumu						
bit 10	OVATE: Accu	umulator A Ove	erflow Trap Ena	able bit						
	1 = Trap over 0 = Trap disa	flow of Accum	ulator A							
bit 9	OVBTE: Acc	umulator B Ove	erflow Trap En	able bit						
	1 = Trap over 0 = Trap disa	rflow of Accum bled	ulator B							
bit 8	COVTE: Cata	astrophic Overf	low Trap Enat	ole bit						
	1 = Trap on c 0 = Trap disa	•	erflow of Accur	mulator A or B e	enabled					
bit 7	-	Shift Accumula	ator Error Statu	us bit						
				alid accumulator invalid accumul						
bit 6		rithmetic Error	-							
	1 = Math erro	or trap was cau or trap was not	sed by a divide							
bit 5		DMA Controlle	-	-						
		troller error tra								
		troller error tra								
bit 4		Arithmetic Erro	r Status bit							

查询dsPIC33FJ128MC506供应商

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

bit 3	ADDRERR: Address Error Trap Status bit 1 = Address error trap has occurred 0 = Address error trap has not occurred
bit 2	STKERR: Stack Error Trap Status bit
	1 = Stack error trap has occurred
	0 = Stack error trap has not occurred
bit 1	OSCFAIL: Oscillator Failure Trap Status bit
	1 = Oscillator failure trap has occurred0 = Oscillator failure trap has not occurred
bit 0	Unimplemented: Read as '0'

REGISTER	REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2									
R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-(
ALTIVT	DISI	—	_	_		—				
bit 15		• 								
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W			
_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INTO			
bit 7										
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown			
bit 13-5 bit 4 bit 3	1 = DISI inst 0 = DISI inst Unimplemen INT4EP: Exte 1 = Interrupt o INT3EP: Exte	struction Statu ruction is activ ruction is not a ted: Read as ' mal Interrupt 4 on negative edgo mal Interrupt 3 on negative edgo	e lactive 0' 4 Edge Detect ge le 3 Edge Detect	·						
bit 2	INT2EP: Exte	on positive edg rnal Interrupt 2 on negative edg on positive edg	2 Edge Detect ge	Polarity Selec	t bit					
bit 1	INT1EP: Exter 1 = Interrupt of	rnal Interrupt 1 on negative edg	I Edge Detect ge	Polarity Selec	t bit					
bit 0	1 = Interrupt o	rnal Interrupt (on negative ed on positive edg	ge	Polarity Selec	t bit					

查询dsPIC33FJ128MC506供应商

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0						
_	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF						
bit 15	·						bit 8						
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0						
T2IF	OC2IF	IC2IF	DMA01IF	T1IF	OC1IF	IC1IF	INTOIF						
bit 7	1						bit 0						
Legend:													
R = Readab	le bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'							
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkr	nown						
bit 15	Unimplemen	ted: Read as	ʻ0'										
bit 14	DMA1IF: DM	A Channel 1 E	ata Transfer C	Complete Interr	rupt Flag Status	s bit							
		request has oc											
	0 = Interrupt	0 = Interrupt request has not occurred											
bit 13	AD1IF: ADC	1 Conversion (Complete Inter	rupt Flag Statu	is bit								
		request has oc											
		request has no		0.1									
bit 12		RT1 Transmitte	-	g Status bit									
		request has oc request has no											
bit 11	•	RT1 Receiver I		Status bit									
				Status Dit									
	•	 = Interrupt request has occurred = Interrupt request has not occurred 											
bit 10	-	Event Interrup		oit									
		request has oc	•										
		request has no											
bit 9	SPI1EIF: SPI	PI1EIF: SPI1 Fault Interrupt Flag Status bit											
		request has oc request has no											
bit 8	T3IF: Timer3	Interrupt Flag	Status bit										
	1 = Interrupt request has occurred												
	0 = Interrupt	request has no	t occurred										
bit 7		Interrupt Flag											
		 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 											
L:1 0	•	•			- 1-:4								
bit 6	-	-		upt Flag Status	s dit								
	•	request has oc request has no											
bit 5	•	Capture Chanr		-lag Status bit									
bit 0		request has oc	-	lug olatao bit									
		request has no											
bit 4				Complete Inte	rrupt Flag Statu	us bit							
		request has oc			-								
		request has no											
bit 3	T1IF: Timer1	Interrupt Flag	Status bit										
		request has oc											
	0 = Interrupt	request has no	ot occurred										

查询dsPIC33FJ128MC506供应商

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

bit 2	OC1IF: Output Compare Channel 1 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 1	IC1IF: Input Capture Channel 1 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 0	INTOIF: External Interrupt 0 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred

查询dsPIC33FJ128MC506供应商 **REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1** R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 DMA21IF U2TXIF **U2RXIF** INT2IF T5IF T4IF OC4IF OC3IF bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 R/W-0 R/W-0 IC8IF IC7IF AD2IF CNIF MI2C1IF SI2C1IF INT1IF bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 **U2TXIF:** UART2 Transmitter Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 14 **U2RXIF:** UART2 Receiver Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 13 INT2IF: External Interrupt 2 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred T5IF: Timer5 Interrupt Flag Status bit bit 12 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 11 T4IF: Timer4 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 10 OC4IF: Output Compare Channel 4 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 9 OC3IF: Output Compare Channel 3 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 8 DMA21IF: DMA Channel 2 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 7 IC8IF: Input Capture Channel 8 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 6 IC7IF: Input Capture Channel 7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 5 AD2IF: ADC2 Conversion Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 4 **INT1IF:** External Interrupt 1 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred

查询dsPIC33FJ128MC506供应商

REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1 (CONTINUED)

- bit 3 CNIF: Input Change Notification Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 2 Unimplemented: Read as '0'
- bit 1 MI2C1IF: I2C1 Master Events Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 0 SI2C1IF: I2C1 Slave Events Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

查询dsPIC33FJ128MC506供应商

REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

_	_											
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
T6IF	DMA4IF		OC8IF	OC7IF	OC6IF	OC5IF	IC6IF					
bit 15							bit 8					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
IC5IF	IC4IF	IC3IF	DMA3IF	C1IF	C1RXIF	SPI2IF	SPI2EIF					
bit 7							bit 0					
Lenendi												
Legend: R = Readab	le hit	W = Writable	bit	U = Unimple	mented bit, read	las '0'						
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unki	nown					
			•				IOWIT					
bit 15	T6IF: Timer6	Interrupt Flag	Status bit									
		request has oc										
	0 = Interrupt i	request has no	t occurred									
bit 14				Complete Inter	rupt Flag Status	bit						
		request has oc										
bit 13	•	request has no ited: Read as '										
bit 12	-	ut Compare Ch		unt Flag Statu	s hit							
	•	request has oc		upt i lag Otatu	3 51							
		request has no										
bit 11	OC7IF: Output	C7IF: Output Compare Channel 7 Interrupt Flag Status bit										
		1 = Interrupt request has occurred										
	•	request has no										
bit 10		ut Compare Ch		upt ⊢lag Statu	s dit							
		request has oc request has no										
bit 9	•	ut Compare Ch		upt Flag Statu	s bit							
		request has oc request has no										
bit 8	IC6IF: Input (Capture Chann	el 6 Interrupt I	Flag Status bit								
	IC6IF: Input Capture Channel 6 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred											
L:1 7	-	-										
bit 7	•	Capture Chann	•	riag Status bit								
		 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 										
bit 6	•	Capture Chann		Flag Status bit								
	1 = Interrupt i	request has oc	curred	-								
	•	request has no										
bit 5	-	Capture Chann		Flag Status bit								
		request has oc request has no										
bit 4	•	•		Complete Inter	rupt Flag Status	bit						
~!\ !		request has oc				~						
		request has no										
bit 3	C1IF: ECAN1	1 Event Interru	ot Flag Status	bit								
		request has oc										
	0 = Interrupt I	request has no	t occurred									

查询dsPIC33FJ128MC506供应商

REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2 (CONTINUED)

bit 2	C1RXIF: ECAN1 Receive Data Ready Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 1	SPI2IF: SPI2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 0	SPI2EIF: SPI2 Error Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred

查询dsPIC33FJ128MC506供应商

REGISTER 7-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3

R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
FLTAIF	—	DMA5IF	—	—	QEIIF	PWMIF	C2IF
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
C2RXIF	INT4IF	INT3IF	T9IF	T8IF	MI2C2IF	SI2C2IF	T7IF
bit 7							bit 0
Legend:							
R = Readable		W = Writable		-	mented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	iown
6:4 <i>4 5</i>			unt Elea Ctat				
bit 15		VI Fault A Interr		us dit			
		request has oc request has no					
bit 14	•	ited: Read as '					
bit 13	-			Complete Interi	rupt Flag Status	bit	
	1 = Interrupt	request has oc	curred	-			
	•	request has no					
bit 12-11	-	ted: Read as '					
bit 10		vent Interrupt F	•	t			
		request has oc request has no					
bit 9	-	M Error Interrup		bit			
bit 5		request has oc	-	bit			
		request has no					
bit 8	C2IF: ECAN2	2 Event Interrup	ot Flag Status	bit			
		request has oc					
	•	request has no					
bit 7		AN2 Receive D	-	terrupt Flag Sta	itus bit		
		request has oc request has no					
bit 6	•	rnal Interrupt 4		it			
		request has oc	-				
		request has no					
bit 5	INT3IF: Exter	rnal Interrupt 3	Flag Status b	it			
		request has oc					
1.11.4	-	request has no					
bit 4		Interrupt Flag					
		request has oc request has no					
bit 3	-	Interrupt Flag					
		request has oc					
		request has no					
bit 2	MI2C2IF: 12C	2 Master Even	ts Interrupt Fl	lag Status bit			
		request has oc					
		request has no	loccurred				

查询dsPIC33FJ128MC506供应商

REGISTER 7-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3 (CONTINUED)

- bit 1 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 0 T7IF: Timer7 Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

查询dsPIC33FJ128MC506供应商

REGISTER 7-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
	—	—	—	—	—	—	—			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0			
C2TXIF	C1TXIF	DMA7IF	DMA6IF		U2EIF	U1EIF	FLTBIF			
bit 7							bit 0			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
							-			
bit 15-8	Unimplemented: Read as '0'									
bit 7	C2TXIF: ECAN2 Transmit Data Request Interrupt Flag Status bit									
	1 = Interrupt request has occurred									
		0 = Interrupt request has not occurred								
bit 6	C1TXIF: ECAN1 Transmit Data Request Interrupt Flag Status bit									
		 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 								
bit 5	DMA7IF: DMA Channel 7 Data Transfer Complete Interrupt Flag Status bit									
	1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 4	DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit									
	1 = Interrupt request has occurred									
1.11.0	0 = Interrupt request has not occurred									
bit 3 bit 2	-	Unimplemented: Read as '0'								
bit 2	U2EIF: UART2 Error Interrupt Flag Status bit 1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 1	U1EIF: UART1 Error Interrupt Flag Status bit									
	1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 0	FLTBIF: PWM Fault B Interrupt Flag Status bit									
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
		icquest nas no								

查询dsPIC33FJ128MC506供应商 REGISTER 7-10: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 DMA1IE AD1IE **U1TXIE U1RXIE** SPI1IE SPI1EIE T3IE ____ bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 T2IE OC2IE IC2IE OC1IE INT0IE DMA0IE T1IE IC1IE bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '0' = Bit is cleared x = Bit is unknown '1' = Bit is set bit 15 Unimplemented: Read as '0' bit 14 DMA1IE: DMA Channel 1 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled AD1IE: ADC1 Conversion Complete Interrupt Enable bit bit 13 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 12 **U1TXIE:** UART1 Transmitter Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 11 **U1RXIE:** UART1 Receiver Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 10 SPI1IE: SPI1 Event Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 9 SPI1EIE: SPI1 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 8 T3IE: Timer3 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 7 T2IE: Timer2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 6 OC2IE: Output Compare Channel 2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 5 IC2IE: Input Capture Channel 2 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 4 DMA0IE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 3 T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled

查询dsPIC33FJ128MC506供应商

REGISTER 7-10: IECO: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

bit 2	OC1IE: Output Compare Channel 1 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 1	IC1IE: Input Capture Channel 1 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 0	INTOIE: External Interrupt 0 Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-		
U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2		
bit 15									
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-		
IC8IE	IC7IE	AD2IE	INT1IE	CNIE	_	MI2C1IE	SI2C1		
bit 7	·						•		
Legend:									
R = Readable	bit	W = Writable bit		U = Unimplemented bit, read as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15	U2TXIE: UAF	RT2 Transmitte	er Interrupt Er	able bit					
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 								
bit 14	U2RXIE: UART2 Receiver Interrupt Enable bit								
	1 = Interrupt request enabled								
	0 = Interrupt request not enabled								
bit 13	INT2IE: External Interrupt 2 Enable bit								
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 								
bit 12	T5IE: Timer5 Interrupt Enable bit								
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 								
bit 11	T4IE: Timer4	Interrupt Enat	ole bit						
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 								
bit 10	OC4IE: Outp	ut Compare C	hannel 4 Inter	rupt Enable bit					
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 								
bit 9	OC3IE: Output Compare Channel 3 Interrupt Enable bit								
	1 = Interrupt request enabled0 = Interrupt request not enabled								
bit 8	DMA2IE: DMA Channel 2 Data Transfer Complete Interrupt Enable bit								
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 								
bit 7	IC8IE: Input Capture Channel 8 Interrupt Enable bit								
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 								
bit 6	IC7IE: Input Capture Channel 7 Interrupt Enable bit								
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 								
bit 5	AD2IE: ADC2 Conversion Complete Interrupt Enable bit								
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 								
bit 4	INT1IE: External Interrupt 1 Enable bit								

查询dsPIC33FJ128MC506供应商

REGISTER 7-11: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED)

bit 3	CNIE: Input Change Notification Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 2	Unimplemented: Read as '0'
bit 1	MI2C1IE: I2C1 Master Events Interrupt Enable bit
	1 = Interrupt request enabled0 = Interrupt request not enabled
bit 0	SI2C1IE: I2C1 Slave Events Interrupt Enable bit
	1 = Interrupt request enabled0 = Interrupt request not enabled

T6IE DMA4IE — OC8IE OC7IE OC6IE OC5IE IC6IE bit 15 ***********************************	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
bit 15 Image: Second Secon			_	-	-			1				
ICSIE IC4IE IC3IE DMA3IE C1IE C1RXIE SPI2E SPI2E bit 7 It It It It It It Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' It -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 T6IE: Timer6 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled bit 13 Unimplemented: Read as '0' Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled				000.2				b				
bit 7 t Lagend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 TGIE: Timer6 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 TGIE: Timer© Interrupt Enable bit 1 = Interrupt request enabled o' = Bit is cleared x = Bit is unknown bit 14 DMA4IE: DMA Channel 4 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled o = Interrupt request enabled bit 13 Unimplemented: Read as '0' bit 12 OCBIE: Output Compare Channel 8 Interrupt Enable bit 1 = Interrupt request enabled o = Interrupt request enabled o = Interrupt request enabled 0 = Interrupt request enabled o = Interrupt request enabled o = Interrupt request enabled 0 = Interrupt request enabled o = Interrupt request enabled o = Interrupt request enabled 0 = Interrupt request in ot enabled o = Interrupt request enabled o = Interrupt request enabled 0 = Interrupt request not enabled o = Interrupt request not enabled o = Interrupt request enabled 0 = Interrupt request enabled o = Interrupt request enabled o = Interrupt request enabled 0 = Interrupt request enabled o = Interrupt request enabled o = Interrupt request enabled 0 = I	IC5IE	IC4IE	IC3IE	DMA3IE	C1IE	C1RXIE	SPI2IE	SPI2EII				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 TGIE: Timer6 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled bit 14 DMA4IE: DMA Channel 4 Data Transfer Complete Interrupt Enable bit 1 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt r	bit 7							b				
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 TGIE: Timer6 Interrupt Enable bit 1 = Interrupt request enabled 0' = Bit is cleared x = Bit is unknown bit 14 DMA4IE: DMA Channel 4 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0' = Interrupt request enabled bit 14 DMA4IE: DMA Channel 4 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled bit 13 Unimplemented: Read as '0' 0' Edit: Output Compare Channel 8 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0' = Interrupt request enabled bit 12 OCSIE: Output Compare Channel 7 Interrupt Enable bit 1 = Interrupt request enabled bit 10 OCGIE: Output Compare Channel 6 Interrupt Enable bit 1 = Interrupt request enabled bit 10 OCGIE: Output Compare Channel 6 Interrupt Enable bit 1 = Interrupt request enabled bit 8 Interrupt request enabled 0 = Interrupt request enabled bit 8 ICEIE: Input Capture Channel 6 Interrupt Enable bit 1 = Interrupt request enabled bit 8 ICEIE: Input Capture Channel 5 Interrupt Enable bit 1 = Interrupt request enabled bit 7 ICSIE: Input Capture Channel 5 Interrupt Enable bit	Legend:											
bit 15 T6IE: Timer6 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 14 DMA4IE: DMA Channel 4 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled <t< td=""><td>R = Readable</td><td>e bit</td><td>W = Writable</td><td>bit</td><td>U = Unimple</td><td>mented bit, read</td><td>d as '0'</td><td></td></t<>	R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'					
1 = Interrupt request enabled bit 14 DMA4IE: DMA Channel 4 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled bit 13 Unimplemented: Read as 'o' bit 13 Ucimplemented: Read as 'o' bit 13 Ucimplemented: Read as 'o' bit 14 OCSIE: Output Compare Channel 8 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled	-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unki	nown				
1 = Interrupt request enabled 0 = Interrupt request not enabled bit 13 Unimplemented: Read as '0' bit 12 OC8IE: Output Compare Channel 8 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled bit 9 OCSIE: Output Compare Channel 5 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request enabled bit 8 ICGIE: Input Capture Channel 6 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request enabled bit 7 ICSIE: Input Capture Channel 5 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 6 IC4IE: Input Capture Channel 4 Interrupt Enable bit 1 = Interrupt request enabled	bit 15	1 = Interrupt	L = Interrupt request enabled = Interrupt request not enabled									
bit 13 Unimplemented: Read as 'o' bit 12 OC8IE: Output Compare Channel 8 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled bit 7 ICSIE: Input Capture Channel 5 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 6 IC4IE: Input Capture Channel 4 Interupt Enable bit	bit 14	1 = Interrupt	request enable	ed	Complete Inter	rupt Enable bit						
bit 12 OCSIE: Output Compare Channel 8 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 11 OCTIE: Output Compare Channel 7 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 10 OCGIE: Output Compare Channel 6 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request enabled bit 10 OCGIE: Output Compare Channel 6 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 9 OCSIE: Output Compare Channel 5 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 8 ICGIE: Input Capture Channel 6 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled bit 7 ICSIE: Input Capture Channel 5 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 6 IC4IE: Input Capture Channel 4 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 1 = Interrupt request enabled 0 = Int	bit 13	•	•									
0 = Interrupt request not enabled bit 11 OC7IE: Output Compare Channel 7 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 10 OC6IE: Output Compare Channel 6 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 10 OC6IE: Output Compare Channel 6 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 9 OC5IE: Output Compare Channel 5 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled bit 6 IC4IE: Input Capture Channel 3 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt re	bit 12	-			upt Enable bit							
1 = Interrupt request enabled 0 = Interrupt request not enabled bit 10 OC6IE: Output Compare Channel 6 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 9 OC5IE: Output Compare Channel 5 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled												
0 = Interrupt request not enabled bit 10 OC6IE: Output Compare Channel 6 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 9 OC5IE: Output Compare Channel 5 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled <td>bit 11</td> <td colspan="11"></td>	bit 11											
bit 10 OCGIE: Output Compare Channel 6 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 9 OCSIE: Output Compare Channel 5 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled bit 8 ICGIE: Input Capture Channel 6 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled bit 7 ICSIE: Input Capture Channel 5 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 6 IC4IE: Input Capture Channel 4 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request enabled bit 5 IC3IE: Input Capture Channel 3 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request enabled bit 4 DMA3IE: DMA Channel 3 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 3 C1IE: ECAN1 Event Interrupt Enable bit			•									
1 = Interrupt request enabled 0 = Interrupt request not enabled bit 9 OC5IE: Output Compare Channel 5 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 8 IC6IE: Input Capture Channel 6 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled	bit 10	•	•		upt Enable bit							
1 = Interrupt request enabled 0 = Interrupt request not enabledbit 8IC6IE: Input Capture Channel 6 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabledbit 7IC5IE: Input Capture Channel 5 Interrupt Enable bit 												
0 = Interrupt request not enabledbit 8IC6IE: Input Capture Channel 6 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabledbit 7IC5IE: Input Capture Channel 5 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabledbit 6IC4IE: Input Capture Channel 4 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabledbit 5IC3IE: Input Capture Channel 4 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabledbit 5IC3IE: Input Capture Channel 3 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabledbit 4DMA3IE: DMA Channel 3 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabledbit 3C1IE: ECAN1 Event Interrupt Enable bit	bit 9											
1 = Interrupt request enabled 0 = Interrupt request not enabled bit 7 IC5IE: Input Capture Channel 5 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled bit 6 IC4IE: Input Capture Channel 4 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled bit 5 IC3IE: Input Capture Channel 3 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 4 DMA3IE: DMA Channel 3 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 3 C1IE: ECAN1 Event Interrupt Enable bit												
0 = Interrupt request not enabled bit 7 IC5IE: Input Capture Channel 5 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 6 IC4IE: Input Capture Channel 4 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 5 IC3IE: Input Capture Channel 3 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 5 IC3IE: Input Capture Channel 3 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 4 DMA3IE: DMA Channel 3 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 3 C1IE: ECAN1 Event Interrupt Enable bit	bit 8		-	-	Enable bit							
bit 7 IC5IE: Input Capture Channel 5 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 6 IC4IE: Input Capture Channel 4 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request ont enabled 0 = Interrupt request not enabled bit 5 IC3IE: Input Capture Channel 3 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 5 IC3IE: Input Capture Channel 3 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request ont enabled 0 = Interrupt request not enabled bit 4 DMA3IE: DMA Channel 3 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 3 C1IE: ECAN1 Event Interrupt Enable bit												
1 = Interrupt request enabled 0 = Interrupt request not enabled bit 6 IC4IE: Input Capture Channel 4 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 5 IC3IE: Input Capture Channel 3 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled bit 4 DMA3IE: DMA Channel 3 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 4 DMA3IE: DMA Channel 3 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 3 C1IE: ECAN1 Event Interrupt Enable bit	bit 7		•		Enable bit							
1 = Interrupt request enabled 0 = Interrupt request not enabled bit 5 IC3IE: Input Capture Channel 3 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request ont enabled bit 4 DMA3IE: DMA Channel 3 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request ont enabled bit 4 DMA3IE: DMA Channel 3 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 3 C1IE: ECAN1 Event Interrupt Enable bit		1 = Interrupt	request enable	ed								
0 = Interrupt request not enabled bit 5 IC3IE: Input Capture Channel 3 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 4 DMA3IE: DMA Channel 3 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 4 DMA3IE: DMA Channel 3 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 3 C1IE: ECAN1 Event Interrupt Enable bit	bit 6	IC4IE: Input (Capture Chanr	nel 4 Interrupt I	Enable bit							
1 = Interrupt request enabled 0 = Interrupt request not enabled bit 4 DMA3IE: DMA Channel 3 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 3 C1IE: ECAN1 Event Interrupt Enable bit												
0 = Interrupt request not enabled bit 4 DMA3IE: DMA Channel 3 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 3 C1IE: ECAN1 Event Interrupt Enable bit	bit 5		-	-	Enable bit							
1 = Interrupt request enabled 0 = Interrupt request not enabled bit 3 C1IE: ECAN1 Event Interrupt Enable bit			•									
0 = Interrupt request not enabled bit 3 C1IE: ECAN1 Event Interrupt Enable bit	bit 4	DMA3IE: DM	IA Channel 3 [Data Transfer (Complete Inter	rupt Enable bit						
bit 3 C1IE: ECAN1 Event Interrupt Enable bit												
	hit 2		•									
	มแจ			-								

查询dsPIC33FJ128MC506供应商

REGISTER 7-12: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2 (CONTINUED)

bit 2	C1RXIE: ECAN1 Receive Data Ready Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 1	SPI2IE: SPI2 Event Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 0	SPI2EIE: SPI2 Error Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled

查询dsPIC33FJ128MC506供应商 REGISTER 7-13: **IEC3: INTERRUPT ENABLE CONTROL REGISTER 3** R/W-0 U-0 R/W-0 U-0 U-0 R/W-0 R/W-0 R/W-0 FLTAIE DMA5IE QEIIE **PWMIE** C2IE ____ _ ____ bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 T8IE C2RXIE INT4IE T9IE MI2C2IE SI2C2IE T7IE INT3IE bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 FLTAIE: PWM Fault A Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 14 Unimplemented: Read as '0' bit 13 DMA5IE: DMA Channel 5 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 12-11 Unimplemented: Read as '0' bit 10 **QEIIE:** QEI Event Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 9 **PWMIE: PWM Error Interrupt Enable bit** 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 8 C2IE: ECAN2 Event Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 7 C2RXIE: ECAN2 Receive Data Ready Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 6 INT4IE: External Interrupt 4 Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 5 INT3IE: External Interrupt 3 Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 4 **T9IE:** Timer9 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 3 **T8IE:** Timer8 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 2 MI2C2IE: I2C2 Master Events Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled

查询dsPIC33FJ128MC506供应商

REGISTER 7-13: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3 (CONTINUED)

- bit 1 SI2C2IE: I2C2 Slave Events Interrupt Enable bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled
- bit 0 T7IE: Timer7 Interrupt Enable bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled

查询dsPIC33FJ128MC506供应商

REGISTER 7-14: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
—	—	_	—		—	—	_					
bit 15							bit					
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0					
C2TXIE	C1TXIE	DMA7IE	DMA6IE	—	U2EIE	U1EIE	FLTBIE					
bit 7							bit					
Legend:												
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'						
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown					
bit 15-8	Unimplemen	ted: Read as '	0'									
bit 7	C2TXIE: ECA	N2 Transmit D	ata Request I	nterrupt Enabl	e bit							
	1 = Interrupt i	request enable	d	-								
	0 = Interrupt I	request not ena	abled									
bit 6		N1 Transmit D	•	nterrupt Enabl	e bit							
	 I = Interrupt request enabled 0 = Interrupt request not enabled 											
bit 5		7IE: DMA Channel 7 Data Transfer Complete Enable Status bit										
DIUD		request enable			ne Status bit							
		request not ena										
bit 4	-	A Channel 6 D		Complete Enab	le Status bit							
		request enable										
	0 = Interrupt I	request not ena	abled									
bit 3	•	ted: Read as '										
bit 2		C2 Error Interru										
		request enable request not ena										
bit 1	•	Figuest not ena										
bit i		request enable										
		request not ena										
bit 0	FLTBIE: PWI	VI Fault B Interr	upt Enable bit	t								
		request enable										
	0 = Interrupt I	request not ena	abled									

查询dsPIC33FJ128MC506供应商

REGISTER 7-15: IPC0: INTERRUPT PRIORITY CONTROL REGISTER 0

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		T1IP<2:0>		—		OC1IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		IC1IP<2:0>		—		INT0IP<2:0>	
bit 7							bit (
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	iown
bit 15	Unimpleme	nted: Read as '	o'				
bit 14-12	T1IP<2:0>:	Timer1 Interrupt	Priority bits				
	111 = Interr	upt is priority 7 (I	highest priorit	y interrupt)			
	•						
	•						
		upt is priority 1					
		upt source is dis					
bit 11	•	nted: Read as '					
bit 10-8		•: Output Compa		-	rity bits		
	111 = Intern •	upt is priority 7 (I	nignest priorit	y interrupt)			
	•						
	•						
		upt is priority 1 upt source is dis	abled				
bit 7		nted: Read as '					
bit 6-4	-	Input Capture C		rrunt Priority k	vite		
DIL 0-4		upt is priority 7 (I			113		
	•		inglioot phone	y monapty			
	•						
	•	unt is priority 1					
		upt is priority 1 upt source is dis	abled				
bit 3		nted: Read as 'o					
bit 2-0	-	External Interr		bits			
		upt is priority 7 (l					
	•						
	•						
	- 001 - Intorr						
		upt is priority 1					

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W					
_		T2IP<2:0>				OC2IP<2:0>						
bit 15												
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W					
		IC2IP<2:0>				DMA0IP<2:0>						
bit 7												
Legend:												
R = Readabl	e bit	W = Writable k	oit	U = Unimplei	mented bit, re	ad as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own					
bit 15	-	nted: Read as 'o										
bit 14-12		Timer2 Interrupt	-	the interment								
	111 = Intern	upt is priority 7 (h	lignest priori	ty interrupt)								
	•											
	•											
		upt is priority 1 upt source is disa	abled									
bit 11		nted: Read as '0										
bit 10-8	OC2IP<2:0>: Output Compare Channel 2 Interrupt Priority bits											
	111 = Interrupt is priority 7 (highest priority interrupt)											
	•											
	• 001 = Interrupt is priority 1											
		upt source is disa	abled									
bit 7	Unimpleme	nted: Read as 'o)'									
bit 6-4	IC2IP<2:0>:	Input Capture C	hannel 2 Int	errupt Priority b	its							
	111 = Interro	upt is priority 7 (h	nighest priori	ty interrupt)								
	•											
	•											
		upt is priority 1										
		upt source is disa										
bit 3	Unimpleme	nted: Read as 'o)'									
bit 2-0		0>: DMA Channe			e Interrupt Pric	ority bits						
	111 = Interro	upt is priority 7 (h	nighest priori	ty interrupt)								
	•											
	•											
	001 = Interr	upt is priority 1										

查询dsPIC33FJ128MC506供应商

REGISTER 7-17: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		U1RXIP<2:0>		—		SPI1IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		SPI1EIP<2:0>		—		T3IP<2:0>	
bit 7							bit (
							
Legend:	- 1-14		L :4	II II.		(O)	
R = Readable		W = Writable		-	mented bit, rea		
-n = Value at	PUR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	iown
bit 15	Unimpleme	ented: Read as '	n'				
bit 14-12	-	0>: UART1 Rece		Priority bits			
		rupt is priority 7 (•			
	•						
	•						
	• 001 = Inter	rupt is priority 1					
		rupt source is dis	abled				
bit 11	Unimpleme	ented: Read as '	0'				
bit 10-8	SPI1IP<2:0	>: SPI1 Event In	terrupt Priorit	y bits			
	111 = Inter	rupt is priority 7 (highest priorit	y interrupt)			
	•						
	•						
		rupt is priority 1					
		rupt source is dis					
bit 7	-	ented: Read as '					
bit 6-4		:0>: SPI1 Error Ir	-	-			
	111 = Interi	rupt is priority 7 (highest priorit	y interrupt)			
	•						
	•						
		rupt is priority 1 rupt source is dis	ablad				
bit 3		ented: Read as '					
bit 2-0	-	Timer3 Interrupt					
DIL 2-0		rupt is priority 7 (-	v interrupt)			
	•		inglioot priori	y monapt)			
	•						
	• 001 = Inter	runt is priority 1					

查询dsPIC33FJ128MC506供应商 REGISTER 7-18: **IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3** U-0 U-0 U-0 U-0 U-0 R/W-1 R/W-0 R/W-0 DMA1IP<2:0> ____ ____ ____ ____ ____ bit 15 bit 8 U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 AD1IP<2:0> U1TXIP<2:0> bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-11 Unimplemented: Read as '0' bit 10-8 DMA1IP<2:0>: DMA Channel 1 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0' bit 6-4 AD1IP<2:0>: ADC1 Conversion Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 3 Unimplemented: Read as '0' bit 2-0 U1TXIP<2:0>: UART1 Transmitter Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled

查询dsPIC33FJ128MC506供应商

REGISTER 7-19: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_		CNIP<2:0>		—	—	_	_
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		MI2C1IP<2:0>				SI2C1IP<2:0>	
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, re	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	iown
bit 15	Unimpleme	ented: Read as '	0'				
bit 14-12	CNIP<2:0>:	Change Notifica	ation Interrup	t Priority bits			
	111 = Interr	rupt is priority 7 (highest priori	ty interrupt)			
	•						
	•						
	001 = Interr	rupt is priority 1					
	000 = Interr	rupt source is dis	abled				
bit 11-7	Unimpleme	ented: Read as '	0'				
bit 6-4		:0>: I2C1 Master			3		
	111 = Interr	rupt is priority 7 (highest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1					
		rupt source is dis					
bit 3	-	ented: Read as '					
bit 2-0		0>: I2C1 Slave E					
	111 = Interr	rupt is priority 7 (highest priori	ty interrupt)			
	•						
	•						
		upt is priority 1					
	000 = Interr	rupt source is dis	abled				

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W						
_		IC8IP<2:0>		_		IC7IP<2:0>							
bit 15													
		DAMO	D/M/ 0			DANO							
U-0	R/W-1	R/W-0 AD2IP<2:0>	R/W-0	U-0	R/W-1	R/W-0 INT1IP<2:0>	R/W						
bit 7		ADZIF Z.UZ		_		INT HF \2.02							
Legend:	la hit	\// = \//ritabla.	- it		monted bit rea	ad aa '0'							
R = Readab		W = Writable I	JIL	-	mented bit, rea		0.4/0						
-n = Value a	TPOR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own						
bit 15	Unimpleme	ented: Read as 'o)'										
bit 14-12	IC8IP<2:0>	: Input Capture C	hannel 8 Int	errupt Priority b	its								
		upt is priority 7 (ł											
	•	•											
	•	•											
	• 001 = Interr	001 = Interrupt is priority 1											
		upt source is disa	abled										
bit 11	Unimplemented: Read as '0'												
bit 10-8	IC7IP<2:0>: Input Capture Channel 7 Interrupt Priority bits												
	111 = Interrupt is priority 7 (highest priority interrupt)												
	• 001 = Interrupt is priority 1												
		upt source is disa	abled										
bit 7	Unimpleme	nted: Read as 'o)'										
bit 6-4	AD2IP<2:0	>: ADC2 Convers	sion Complet	e Interrupt Prio	rity bits								
		rupt is priority 7 (ł	•	•									
	•												
	•												
	• 001 = Interr	upt is priority 1											
		upt source is disa	abled										
bit 3	Unimpleme	ented: Read as 'o)'										
bit 2-0	-	>: External Interr		bits									
		rupt is priority 7 (h											
	•		•	• •									
	•												
	• 001 = Interr	upt is priority 1											
		upt is priority i upt source is disa											

查询dsPIC33FJ128MC506供应商

REGISTER 7-21: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		T4IP<2:0>		_		OC4IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		OC3IP<2:0>		—		DMA2IP<2:0>	
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	iown
bit 15	Unimpleme	ented: Read as 'o	כ'				
bit 14-12	T4IP<2:0>:	Timer4 Interrupt	Priority bits				
	111 = Interr	upt is priority 7 (I	highest priorit	y interrupt)			
	•						
	•						
		upt is priority 1					
		upt source is dis					
bit 11	Unimpleme	ented: Read as '	כ'				
bit 10-8		Output Compare		-	rity bits		
	111 = Interr	upt is priority 7 (I	highest priorit	y interrupt)			
	•						
	•						
		upt is priority 1					
		upt source is dis					
bit 7	-	ented: Read as 'o					
bit 6-4		>: Output Compa		•	rity bits		
	111 = Interr	upt is priority 7 (I	nignest priorit	y interrupt)			
	•						
	•						
		upt is priority 1					
L H 0		upt source is dis					
bit 3	-	ented: Read as '				10 1.10 L	
bit 2-0		0>: DMA Channe			e Interrupt Pric	rity bits	
	•	upt is priority 7 (I	nignest priorit	y menupi)			
	•						
	•						
		upt is priority 1	ablad				
	000 = Interr	upt source is dis	abled				

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W					
_		U2TXIP<2:0>				U2RXIP<2:0>						
bit 15												
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W					
— bit 7		INT2IP<2:0>		—		T5IP<2:0>						
Legend:												
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, re	ad as '0'						
-n = Value at	t POR	'1' = Bit is set	t	'0' = Bit is cle	eared	x = Bit is unkno	own					
bit 15	Unimpleme	nted: Read as '	0'									
bit 14-12	-	>: UART2 Tran		unt Priority hits								
		upt is priority 7 (
	•											
	•											
	001 = Interr	upt is priority 1										
		upt source is dis	sabled									
bit 11	Unimpleme	nted: Read as '	0'									
bit 10-8	U2RXIP<2:0>: UART2 Receiver Interrupt Priority bits											
	111 = Interrupt is priority 7 (highest priority interrupt)											
	•	•										
	001 = Interr	upt is priority 1										
		upt source is dis	sabled									
bit 7	Unimpleme	nted: Read as '	0'									
bit 6-4	INT2IP<2:0	External Inter	rupt 2 Priority	/ bits								
	111 = Interr	upt is priority 7 (highest priori	ty interrupt)								
	•											
	•											
	001 = Interr	upt is priority 1										
		upt source is dis	sabled									
bit 3	Unimpleme	nted: Read as '	0'									
bit 2-0	T5IP<2:0>:	Timer5 Interrupt	t Priority bits									
	111 = Interr	upt is priority 7 (highest priori	ty interrupt)								
	•											
	•											
		upt is priority 1										

查询dsPIC33FJ128MC506供应商

REGISTER 7-23: IPC8: INTERRUPT PRIORITY CONTROL REGISTER 8

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		C1IP<2:0>		—		C1RXIP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		SPI2IP<2:0>		—		SPI2EIP<2:0>	
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, re	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15	-	nted: Read as 'o					
bit 14-12		ECAN1 Event In upt is priority 7 (I		•			
	•		nighest phom	y menupi)			
	•						
	•	unt in priority 1					
		upt is priority 1 upt source is disa	abled				
bit 11		nted: Read as 'o					
bit 10-8	C1RXIP<2:0	D>: ECAN1 Rece	eive Data Rea	ady Interrupt P	riority bits		
	111 = Interr	upt is priority 7 (I	highest priorit	y interrupt)			
	•						
	•						
		upt is priority 1					
hit 7		upt source is dis					
bit 7 bit 6-4	-	nted: Read as 'd >: SPI2 Event Int		v hito			
DIL 0-4		upt is priority 7 (I	-	-			
	•		ingricer priori	y monuply			
	•						
	• 001 = Interr	upt is priority 1					
		upt source is dis	abled				
bit 3	Unimpleme	nted: Read as 'o	o'				
bit 2-0	SPI2EIP<2:	0>: SPI2 Error Ir	nterrupt Priori	ty bits			
	111 = Interr	upt is priority 7 (I	highest priorit	y interrupt)			
	•						
	•						
		upt is priority 1	ablad				
	000 = Interr	upt source is dis	abled				

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W					
_		IC5IP<2:0>		_		IC4IP<2:0>						
bit 15												
		D 444 0	D 444 0			D 444 0						
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W					
 bit 7		IC3IP<2:0>		—		DMA3IP<2:0>						
Legend:												
R = Readab	le bit	W = Writable I	oit	U = Unimple	mented bit, rea	ad as '0'						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own					
L:1 4 5		utada Daadaa (.,									
bit 15 bit 14-12	-	ented: Read as 'o		orrupt Drigrity b	ite							
DIC 14-12		: Input Capture C upt is priority 7 (I			llS							
	•		lighest phon	ty interrupt)								
	•											
	•											
		upt is priority 1 upt source is disa	abled									
bit 11		ented: Read as 'o										
bit 10-8	IC4IP<2:0>: Input Capture Channel 4 Interrupt Priority bits											
	111 = Interrupt is priority 7 (highest priority interrupt)											
	•											
	• 001 = Interrupt is priority 1											
		upt source is disa	abled									
bit 7	Unimpleme	nted: Read as 'o)'									
bit 6-4	IC3IP<2:0>:	: Input Capture C	hannel 3 Inte	errupt Priority b	its							
	111 = Interr	upt is priority 7 (ł	nighest priori	ty interrupt)								
	•											
	•											
	001 = Interr	upt is priority 1										
		upt source is disa	abled									
bit 3	Unimpleme	nted: Read as 'o)'									
bit 2-0	DMA3IP<2:	0>: DMA Channe	el 3 Data Tra	nsfer Complete	e Interrupt Pric	ority bits						
	111 = Interr	upt is priority 7 (ł	nighest priori	ty interrupt)								
	•											
	•											
	001 = Interr	upt is priority 1										
		upt source is disa										

查询dsPIC33FJ128MC506供应商

REGISTER 7-25: IPC10: INTERRUPT PRIORITY CONTROL REGISTER 10

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_		OC7IP<2:0>		· · · · · · · · · · · · · · · · · · ·		OC6IP<2:0>						
bit 15							bit 8					
			DANO		D 44/ 4		D 444 0					
U-0	R/W-1	R/W-0 OC5IP<2:0>	R/W-0	U-0	R/W-1	R/W-0 IC6IP<2:0>	R/W-0					
bit 7		00517~2.02				100IF \2.0>	bit 0					
Legend:												
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, rea	id as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown					
bit 15	-	Unimplemented: Read as '0'										
bit 14-12	OC7IP<2:0>: Output Compare Channel 7 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)											
	•											
	•											
	•											
		upt is priority 1 upt source is dis	abled									
bit 11		nted: Read as '										
bit 10-8	OC6IP<2:0>: Output Compare Channel 6 Interrupt Priority bits											
	111 = Interrupt is priority 7 (highest priority interrupt)											
	•											
	•											
	• 001 = Interrupt is priority 1											
	000 = Interrupt source is disabled											
bit 7	Unimpleme	nted: Read as 'o	o'									
bit 6-4	OC5IP<2:0>: Output Compare Channel 5 Interrupt Priority bits											
	111 = Interrupt is priority 7 (highest priority interrupt)											
	•											
	•											
	• 001 = Interrupt is priority 1											
	000 = Interr	upt source is dis	abled									
bit 3	Unimpleme	nted: Read as 'o	כ'									
bit 2-0		Input Capture C			oits							
	111 = Interr	upt is priority 7 (I	highest priorit	y interrupt)								
	•											
	•											
		upt is priority 1										
	000 - Intorr	upt source is dis	ablad									

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0						
		T6IP<2:0>	1011 0	_		DMA4IP<2:0>							
bit 15		1011 2.0				2.0	bi						
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0						
			—			OC8IP<2:0>							
bit 7							bi						
Legend:													
R = Readab	le bit	W = Writable I	bit	U = Unimpler	nented bit, re	ad as '0'							
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own						
bit 15	Unimplemen	ted: Read as 'o)'										
oit 14-12	T6IP<2:0>: ⊺	T6IP<2:0>: Timer6 Interrupt Priority bits											
	111 = Interru	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>											
	•												
	• 001 = Interrupt is priority 1												
		pt source is disa	abled										
bit 11	Unimplemen	ted: Read as 'd)'										
hit 10 0	DMA4IP<2:0	DMA4IP<2:0>: DMA Channel 4 Data Transfer Complete Interrupt Priority bits											
oit 10-8	111 = Interrupt is priority 7 (highest priority interrupt)												
DIL TU-O	•												
Dit 10-8	•				•								
Dit 10-8	•												
Dit 10-6	• • • • • •	at is priority 1											
DIL TU-O	• • 001 = Interru 000 = Interru		abled										
	000 = Interru	pt source is dis											
bit 7-3 bit 2-0	000 = Interru Unimplemen	ot source is disa ted: Read as 'o)'	3 Interrupt Prior	ity bits								
bit 7-3	000 = Interru Unimplemen OC8IP<2:0>:	ot source is dis ted: Read as 'o Output Compa)' Ire Channel 8	3 Interrupt Prior ty interrupt)	ity bits								
bit 7-3	000 = Interru Unimplemen OC8IP<2:0>:	ot source is disa ted: Read as 'o)' Ire Channel 8	•	ity bits								
bit 7-3	000 = Interru Unimplemen OC8IP<2:0>:	ot source is dis ted: Read as 'o Output Compa)' Ire Channel 8	•	ity bits								
bit 7-3	000 = Interru Unimplemen OC8IP<2:0>:	pt source is dis ted: Read as 'c Output Compa pt is priority 7 (h)' Ire Channel 8	•	ity bits								

查询dsPIC33FJ128MC506供应商

REGISTER 7-27: IPC12: INTERRUPT PRIORITY CONTROL REGISTER 12

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		T8IP<2:0>				MI2C2IP<2:0>					
bit 15							bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		SI2C2IP<2:0>	1011 0	_		T7IP<2:0>	10110				
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'					
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15	Unimpleme	nted: Read as '	0'								
bit 14-12	T8IP<2:0>: Timer8 Interrupt Priority bits										
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	•										
		upt is priority 1									
		upt source is dis									
bit 11	-	nted: Read as '									
bit 10-8	MI2C2IP<2:0>: I2C2 Master Events Interrupt Priority bits										
	 111 = Interrupt is priority 7 (highest priority interrupt) 										
	•										
	•										
	001 = Interrupt is priority 1 000 = Interrupt source is disabled										
bit 7		-									
	-	nted: Read as '		nt Driarity bita							
bit 6-4	SI2C2IP<2:0>: I2C2 Slave Events Interrupt Priority bits										
	 111 = Interrupt is priority 7 (highest priority interrupt) • 										
	•										
	•	•									
		upt is priority 1 upt source is dis	abled								
bit 3		nted: Read as '									
bit 2-0	-	Timer7 Interrupt									
		upt is priority 7 (I	-	y interrupt)							
	•										
	•										
	•										
	001 = Interri	upt is priority 1									

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-				
_		C2RXIP<2:0>		_		INT4IP<2:0>					
bit 15											
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-				
bit 7		INT3IP<2:0>		—		T9IP<2:0>					
Legend:											
R = Readab	e bit	W = Writable b	oit	U = Unimple	mented bit, re	ad as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own				
bit 15	Unimpleme	nted: Read as 'o	3								
bit 14-12	Unimplemented: Read as '0' C2RXIP<2:0>: ECAN2 Receive Data Ready Interrupt Priority bits										
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•			·, ·····							
	•										
	•	unt in priority 1									
	001 = Interrupt is priority 1 000 = Interrupt source is disabled										
bit 11	Unimpleme	ented: Read as '0	,								
bit 10-8	INT4IP<2:0>: External Interrupt 4 Priority bits										
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	•										
	oo1 = Interrupt is priority 1										
		upt source is disa									
bit 7	-	ented: Read as '0									
bit 6-4		>: External Interru									
	111 = Interr	rupt is priority 7 (h	ighest priori	ty interrupt)							
	•	•									
	•										
		rupt is priority 1	الم ما								
1.1.0		upt source is disa									
bit 3	-	ented: Read as '0									
bit 2-0		Timer9 Interrupt I	-								
	111 = Interr	rupt is priority 7 (h	ignest priori	ty interrupt)							
	•										
	•										
	001 = Interr	rupt is priority 1									

查询dsPIC33FJ128MC506供应商

REGISTER 7-29: IPC14: INTERRUPT PRIORITY CONTROL REGISTER 14

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0				
		_		_		QEIIP<2:0>					
bit 15	·						bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
		PWMIP<2:0>				C2IP<2:0>					
bit 7							bit				
Legend:											
R = Readab	ole bit	W = Writable I	oit	U = Unimpler	mented bit, rea	d as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own				
bit 15-11	Unimplement	ed: Read as 'o)'								
bit 10-8	QEIIP<2:0>: (-	-								
	111 = Interrup	ot is priority 7 (I	nighest priori	ty interrupt)							
	•										
	•										
	001 = Interrup 000 = Interrup		abled								
bit 7	Unimplement										
bit 6-4	PWMIP<2:0>:	PWMIP<2:0>: PWM Interrupt Priority bits									
	111 = Interrup	111 = Interrupt is priority 7 (highest priority interrupt)									
	•										
	•										
	001 = Interrup 000 = Interrup		abled								
bit 3	Unimplement	ed: Read as 'o)'								
bit 2-0	C2IP<2:0>: E0	CAN2 Event In	terrupt Priori	ty bits							
	111 = Interrup	ot is priority 7 (ł	nighest priori	ty interrupt)							
	•										
	•										
	001 = Interrup	t is priority 1									
	000 = Interrup		ablad								

JdsP1C33FJ	J128MC506	供应商					
REGISTER	7-30: IPC	15: INTERRUP	F PRIORITY	CONTROL	REGISTER 15		
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_		FLTAIP<2:0>					
bit 15							
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_		DMA5IP<2:0>	-		_		_
bit 7							
Louand							
Legend: R = Readable	e bit	W = Writable	bit	U = Unimple	emented bit, read	l as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cl		x = Bit is unkn	lown
bit 15	Unimplem	nented: Read as '	0'				
bit 14-12	FLTAIP<2	:0>: PWM Fault A	Interrupt Price	ority bits			
	111 = Inte	errupt is priority 7 (highest priori	y interrupt)			
	•						
	•						
	001 = Inte	errupt is priority 1					
		rrupt source is dis	abled				
bit 11-7	Unimplem	nented: Read as '	0'				
bit 6-4	DMA5IP<	2:0>: DMA Chann	el 5 Data Tra	nsfer Complete	e Interrupt Priorit	ty bits	
		errupt is priority 7 (-	·	-	
	•			,			
	•						
	•	errupt is priority 1					
		STRUCT IS DECENVED					
		errupt source is dis	abled				

查询dsPIC33FJ128MC506供应商

REGISTER 7-31: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0				
—	_	—	—	—		U2EIP<2:0>					
bit 15	•						bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		U1EIP<2:0>				FLTBIP<2:0>					
bit 7							bit				
Legend:											
R = Readab	ole bit	W = Writable I	oit	U = Unimple	mented bit, rea	d as '0'					
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown				
		1 Bit lo det									
bit 15-11	Unimplement	ted: Read as 'd)'								
bit 10-8	-	UART2 Error Ir		ritv bits							
		ot is priority 7 (h	•	•							
	•		•								
	•										
	001 = Interrup	001 = Interrupt is priority 1									
		ot source is disa	abled								
bit 7	Unimplement	ted: Read as 'd)'								
bit 6-4	U1EIP<2:0>:	U1EIP<2:0>: UART1 Error Interrupt Priority bits									
	111 = Interrup	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>									
	•										
	•										
		001 = Interrupt is priority 1									
	•	ot source is disa									
bit 3	-	ted: Read as 'o									
bit 2-0		: PWM Fault B		-							
	111 = Interrup	ot is priority 7 (ł	nighest priori	ty interrupt)							
	•										
	•										
	001 = Interrup	ot is priority 1 ot source is disa									

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W			
—		C2TXIP<2:0>		_		C1TXIP<2:0>				
bit 15										
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W			
_		DMA7IP<2:0>		—		DMA6IP<2:0>				
bit 7				·						
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, re	ad as '0'				
-n = Value at F	POR	'1' = Bit is set		ʻ0' = Bit is cle	eared	x = Bit is unkno	own			
bit 15	Unimpleme	ented: Read as 'o)'							
bit 14-12	C2TXIP<2:	0>: ECAN2 Trans	smit Data Red	quest Interrupt	Priority bits					
	111 = Interr	rupt is priority 7 (I	nighest priorit	y interrupt)						
	•									
	•									
		rupt is priority 1								
		rupt source is dis								
bit 11	-	ented: Read as 'o								
bit 10-8	C1TXIP<2:0>: ECAN1 Transmit Data Request Interrupt Priority bits									
	111 = Interrupt is priority 7 (highest priority interrupt)									
	•									
	001 = Interrupt is priority 1 000 = Interrupt source is disabled									
bit 7		ented: Read as 'o								
bit 6-4	DMA7IP<2:	:0>: DMA Channe	el 7 Data Trai	nsfer Complete	e Interrupt Prid	ority bits				
		rupt is priority 7 (I								
	•									
	•									
	001 = Interr	rupt is priority 1								
	001 = Interrupt is priority 1 000 = Interrupt source is disabled									
bit 3	Unimpleme	ented: Read as 'o)'							
bit 2-0	DMA6IP<2:	:0>: DMA Channe	el 6 Data Trai	nsfer Complete	e Interrupt Prid	ority bits				
	111 = Interr	rupt is priority 7 (I	nighest priorit	y interrupt)						
	•									
	•									
	001 - Intor	rupt is priority 1								

查询dsPIC33FJ128MC506供应商

REGISTER 7-33: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0			
	_				ILF	२<3:0>				
bit 15			•				bit 8			
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
—				VECNUM<6:0>						
bit 7							bit (
Legend:										
R = Readab	R = Readable bit W = Writable bit U = Pit is set (1) = Pit (1) = Pit				U = Unimplemented bit, read as '0'					
-n = Value at POR (1' = Bit is set			'0' = Bit is cleare	n						
bit 15-12 bit 11-8 bit 7	ILR<3:0>: N 1111 = CPU • • • • • • • • • • • • • • • • • • •	Inted: Read as ' lew CPU Interrup J Interrupt Priorit J Interrupt Priorit J Interrupt Priorit	pt Priority Lev y Level is 15 y Level is 1 y Level is 0	rel bits						
bit 7	-	nted: Read as '								
bit 6-0	0111111 = • • • 0000001 =	:0>: Vector Num Interrupt Vector Interrupt Vector Interrupt Vector	pending is nu pending is nu	mber 135 mber 9						

查询dsPIC33FJ128MC506供应商

7.4 Interrupt Setup Procedures

7.4.1 INITIALIZATION

To configure an interrupt source, do the following:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources may be programmed to the same non-zero value.

Note: At a device Reset, the IPCx registers are initialized such that all user interrupt sources are assigned to priority level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

7.4.2 INTERRUPT SERVICE ROUTINE

The method that is used to declare an ISR and initialize the IVT with the correct vector address will depend on the programming language (i.e., C or assembler) and the language development tool suite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

7.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

7.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Note that only user interrupts with a priority level of 7 or less can be disabled. Trap sources (level 8-level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

查询dsPIC33FJ128MC506供应商 NOTES:

查询dsPIC33FJ128MC506供应商 8.0 DIRECT MEMORY ACCESS (DMA)

Note:	This data sheet summarizes the features of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet refer to Section 22
	this data sheet, refer to Section 22. "Direct Memory Access (DMA)"
	(DS70182) in the "dsPIC33F Family
	Reference Manual", which is available
	from the Microchip web site
	(www.microchip.com).

Direct Memory Access (DMA) is a very efficient mechanism of copying data between peripheral SFRs (e.g., the UART Receive register and Input Capture 1 buffer) and buffers or variables stored in RAM, with minimal CPU intervention. The DMA controller can automatically copy entire blocks of data without requiring the user software to read or write the peripheral Special Function Registers (SFRs) every time a peripheral interrupt occurs. The DMA controller uses a dedicated bus for data transfers and, therefore, does not steal cycles from the code execution flow of the CPU. To exploit the DMA capability, the corresponding user buffers or variables must be located in DMA RAM.

The dsPIC33FJXXXMCX06/X08/X10 peripherals that can utilize DMA are listed in Table 8-1 along with their associated Interrupt Request (IRQ) numbers.

TABLE 8-1: PERIPHERALS WITH DMA SUPPORT

Peripheral	IRQ Number
INT0	0
Input Capture 1	1
Input Capture 2	5
Output Compare 1	2
Output Compare 2	6
Timer2	7
Timer3	8
SPI1	10
SPI2	33
UART1 Reception	11
UART1 Transmission	12
UART2 Reception	30
UART2 Transmission	31
ADC1	13
ADC2	21
ECAN1 Reception	34
ECAN1 Transmission	70
ECAN2 Reception	55
ECAN2 Transmission	71


The DMA controller features eight identical data transfer channels. Each channel has its own set of control and status registers. Each DMA channel can be configured to copy data either from buffers stored in dual port DMA RAM to peripheral SFRs or from peripheral SFRs to buffers in DMA RAM.

The DMA controller supports the following features:

- · Word or byte sized data transfers.
- Transfers from peripheral to DMA RAM or DMA RAM to peripheral.
- Indirect Addressing of DMA RAM locations with or without automatic post-increment.
- Peripheral Indirect Addressing In some peripherals, the DMA RAM read/write addresses may be partially derived from the peripheral.
- One-Shot Block Transfers Terminating DMA transfer after one block transfer.
- Continuous Block Transfers Reloading DMA RAM buffer start address after every block transfer is complete.
- Ping-Pong Mode Switching between two DMA RAM start addresses between successive block transfers, thereby filling two buffers alternately.
- · Automatic or manual initiation of block transfers.
- Each channel can select from 20 possible sources of data sources or destinations.

For each DMA channel, a DMA interrupt request is generated when a block transfer is complete. Alternatively, an interrupt can be generated when half of the block has been filled.

^{© 2009} Microchip Technology Inc.



8.1 DMAC Registers

Each DMAC Channel x (x = 0, 1, 2, 3, 4, 5, 6 or 7) contains the following registers:

- A 16-bit DMA Channel Control register (DMAxCON)
- A 16-bit DMA Channel IRQ Select register (DMAxREQ)
- A 16-bit DMA RAM Primary Start Address Offset register (DMAxSTA)
- A 16-bit DMA RAM Secondary Start Address Offset register (DMAxSTB)
- A 16-bit DMA Peripheral Address register (DMAxPAD)
- A 10-bit DMA Transfer Count register (DMAxCNT)

An additional pair of status registers, DMACS0 and DMACS1, are common to all DMAC channels.

REGISTER				CONTROL R						
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-(
CHEN	SIZE	DIR	HALF	NULLW	—					
bit 15										
U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W			
—		AMOD	E<1:0>		_	MODE	<1:0>			
bit 7										
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	lown			
bit 15	CHEN: Channel Enable bit									
	1 = Channel 0 = Channel									
bit 14		ransfer Size bit								
	1 = Byte									
	0 = Word									
bit 13				ation bus select						
				to peripheral ad o DMA RAM ad						
bit 12				errupt Select bit						
				upt when half of upt when all of th						
bit 11	NULLW: Nul	I Data Periphera	al Write Mode	e Select bit						
	1 = Null data 0 = Normal c		eral in additio	n to DMA RAM	write (DIR bit r	nust also be cle	ar)			
bit 10-6	Unimpleme	nted: Read as '	0'							
bit 5-4	AMODE<1:0	>: DMA Channe	el Operating	Mode Select bits	6					
	11 = Reserved									
		eral Indirect Add	J							
		r Indirect with P								
bit 3-2	Unimpleme	nted: Read as '	0'							
bit 1-0	MODE<1:0>	: DMA Channel	Operating M	ode Select bits						
		iot, Ping-Pong n ious, Ping-Pong		ed (one block tra bled	insfer from/to e	each DMA RAM	buffer)			
		ot, Ping-Pong n								

查询dsPIC33FJ128MC506供应商

REGISTER 8-2: DMAxREQ: DMA CHANNEL x IRQ SELECT REGISTER

R/W-0	U-0						
FORCE ⁽¹⁾	—	—	—	—	—	—	—
bit 15							bit 8

U-0	R/W-0						
—	IRQSEL6 ⁽²⁾	IRQSEL5 ⁽²⁾	IRQSEL4 ⁽²⁾	IRQSEL3 ⁽²⁾	IRQSEL2 ⁽²⁾	IRQSEL1 ⁽²⁾	IRQSEL0 ⁽²⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 15 **FORCE:** Force DMA Transfer bit⁽¹⁾
 - 1 = Force a single DMA transfer (Manual mode)
 - 0 = Automatic DMA transfer initiation by DMA request

bit 14-7 Unimplemented: Read as '0'

- bit 6-0 IRQSEL<6:0>: DMA Peripheral IRQ Number Select bits⁽²⁾ 0000000-1111111 = DMAIRQ0-DMAIRQ127 selected to be Channel DMAREQ
 - **Note 1:** The FORCE bit cannot be cleared by the user. The FORCE bit is cleared by hardware when the forced DMA transfer is complete.
 - 2: See Table 8-1 for a complete listing of IRQ numbers for all interrupt sources.

查询dsPIC33FJ128MC506供应商

REGISTER 8-3: DMAXSTA: DMA CHANNEL x RAM START ADDRESS OFFSET REGISTER A

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ST	A<7:0>		-	
bit 7							bit 0
1							
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 STA<15:0>: Primary DMA RAM Start Address bits (source or destination)

REGISTER 8-4: DMAxSTB: DMA CHANNEL x RAM START ADDRESS OFFSET REGISTER B

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STB	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STE	3<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 STB<15:0>: Secondary DMA RAM Start Address bits (source or destination)

查询dsPIC33FJ128MC506供应商

REGISTER 8-5: DMAxPAD: DMA CHANNEL x PERIPHERAL ADDRESS REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
R/W-0	R/W-0	R/W-0	-		R/VV-U	R/W-U	K/ VV-U
			PAL)<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 PAD<15:0>: Peripheral Address Register bits

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 8-6: DMAxCNT: DMA CHANNEL x TRANSFER COUNT REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	CNT<	9:8> ⁽²⁾
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CNT<	7:0> ⁽²⁾			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9-0 CNT<9:0>: DMA Transfer Count Register bits⁽²⁾

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

2: Number of DMA transfers = CNT<9:0> + 1.

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-
PWCOL7	PWCOL6	PWCOL5	PWCOL4	PWCOL3	PWCOL2	PWCOL1	PWCC
bit 15							
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-
XWCOL7	XWCOL6	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1	XWCC
bit 7							
Legend:		C = Clear onl	y bit				
R = Readable	bit	W = Writable	-	U = Unimpler	nented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15 bit 14	1 = Write coll 0 = No write o	nannel 7 Periph ision detected collision detecte nannel 6 Periph	ed	-			
		ision detected collision detected	ed				
bit 13	1 = Write coll	nannel 5 Periph ision detected collision detecte		llision Flag bit			
bit 12	PWCOL4: Ch 1 = Write coll	annel 4 Periph ision detected collision detected	neral Write Co	llision Flag bit			
bit 11	1 = Write coll	nannel 3 Periph ision detected collision detecte		llision Flag bit			
bit 10	1 = Write coll	nannel 2 Periph ision detected collision detecte		llision Flag bit			
bit 9	1 = Write coll	nannel 1 Periph ision detected collision detecte		llision Flag bit			
bit 8	1 = Write coll	nannel 0 Periph ision detected collision detecte		llision Flag bit			
bit 7	1 = Write coll	nannel 7 DMA l ision detected collision detecte		Ilision Flag bit			
bit 6	1 = Write coll	nannel 6 DMA I ision detected collision detecte		Ilision Flag bit			
bit 5	1 = Write coll	nannel 5 DMA I ision detected collision detecte		Ilision Flag bit			
bit 4	XWCOL4: Ch 1 = Write coll	nannel 4 DMA I	RAM Write Co	Ilision Flag bit			

查询dsPIC33FJ128MC506供应商

REGISTER 8-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0 (CONTINUED)

bit 3	XWCOL3: Channel 3 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 2	<pre>XWCOL2: Channel 2 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected</pre>
bit 1	<pre>XWCOL1: Channel 1 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected</pre>
bit 0	XWCOL0: Channel 0 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected

bit 7 Legend: R = Readable bit -n = Value at POR bit 15-12 Uni bit 11-8 LST 113 013 013 014 016 016 016 017 016 016 017 017 017 017 017 017 017 017	TCH<3:0> 11 = No DI 10-1000 = 11 = Last of 10 = Last of 10 = Last of 11 = Last of 10 = Last o	MA transfer ha Reserved data transfer v data transfer v data transfer v data transfer v data transfer v data transfer v data transfer v	et	'0' = Bit is cl bits nce system Re hannel 7 hannel 6 hannel 5 hannel 4 hannel 3 hannel 2 hannel 1	R-0 PPST2 emented bit, rea eared	R-1 CH<3:0> R-0 PPST1 ad as '0' x = Bit is unki	R- R- PPS
R-0 PPST7 I bit 7 I Legend: I R = Readable bit I -n = Value at POR III bit 15-12 Unit bit 11-8 LST 113 III 011 012 012 013 013 014 014 015 bit 7 PPS 1 1 015 016 016 017 017 018 018 019 019 010 010 010 011 011 012 011 013 014 014 015 015 016 016 017 0 = 0 = 0 = 0 = 0 = 0 = 0 = 1 = 0 = 0 = 1 =	implemen TCH<3:0> 11 = No DI 10-1000 = 11 = Last of 00 = Last of 10 = Last of 10 = Last of 10 = Last of 10 =	PPST5 W = Writable '1' = Bit is se ited: Read as : Last DMA C MA transfer ha : Reserved data transfer v data transfer v	PPST4 e bit et 'o' hannel Active I as occurred sir vas by DMA Cl vas by DMA Cl	PPST3 U = Unimple '0' = Bit is cl bits nce system Re hannel 7 hannel 6 hannel 5 hannel 5 hannel 4 hannel 3 hannel 2 hannel 1	R-0 PPST2 emented bit, rea eared	R-0 PPST1	PPS
R-0 PPST7 I bit 7 I Legend: I R = Readable bit I -n = Value at POR III bit 15-12 Unit bit 11-8 LST 113 III 011 012 012 013 013 014 014 015 bit 7 PPS 1 1 015 016 016 017 017 018 018 019 019 010 010 010 011 011 012 011 013 014 014 015 015 016 016 017 0 = 0 = 0 = 0 = 0 = 0 = 0 = 1 = 0 = 0 = 1 =	implemen TCH<3:0> 11 = No DI 10-1000 = 11 = Last of 00 = Last of 10 = Last of 10 = Last of 10 = Last of 10 =	PPST5 W = Writable '1' = Bit is se ited: Read as : Last DMA C MA transfer ha : Reserved data transfer v data transfer v	PPST4 e bit et 'o' hannel Active I as occurred sir vas by DMA Cl vas by DMA Cl	PPST3 U = Unimple '0' = Bit is cl bits nce system Re hannel 7 hannel 6 hannel 5 hannel 5 hannel 4 hannel 3 hannel 2 hannel 1	PPST2	PPST1	PPS
PPST7 F bit 7 Eegend: R = Readable bit -n = Value at POR Dit 15-12 Uni bit 15-12 Uni 111 bit 11-8 LST 111 011 012 013 012 014 015 bit 7 PR 014 015 016 017 016 017 016 017 018 017 018 019 010 019 010 010 010 010 010 011 012 014 012 014 014 014 015 016 015 016 016 016 016 016 017 1 017 018 019 016 019 019 016 019 019 016 019 019 016 019 019 <td>implemen TCH<3:0> 11 = No DI 10-1000 = 11 = Last of 00 = Last of 10 = Last of 10 = Last of 10 = Last of 10 =</td> <td>PPST5 W = Writable '1' = Bit is se ited: Read as : Last DMA C MA transfer ha : Reserved data transfer v data transfer v</td> <td>PPST4 e bit et 'o' hannel Active I as occurred sir vas by DMA Cl vas by DMA Cl</td> <td>PPST3 U = Unimple '0' = Bit is cl bits nce system Re hannel 7 hannel 6 hannel 5 hannel 5 hannel 4 hannel 3 hannel 2 hannel 1</td> <td>PPST2</td> <td>PPST1</td> <td>PPS</td>	implemen TCH<3:0> 11 = No DI 10-1000 = 11 = Last of 00 = Last of 10 = Last of 10 = Last of 10 = Last of 10 =	PPST5 W = Writable '1' = Bit is se ited: Read as : Last DMA C MA transfer ha : Reserved data transfer v data transfer v	PPST4 e bit et 'o' hannel Active I as occurred sir vas by DMA Cl vas by DMA Cl	PPST3 U = Unimple '0' = Bit is cl bits nce system Re hannel 7 hannel 6 hannel 5 hannel 5 hannel 4 hannel 3 hannel 2 hannel 1	PPST2	PPST1	PPS
bit 7 Legend: R = Readable bit -n = Value at POR bit 15-12 Uni bit 11-8 LS 113 113 013 013 014 015 016 017 016 016 017 017 017 017 017 017 017 017	implemen TCH<3:0> 11 = No DI 10-1000 = 11 = Last of 00 = Last of 00 = Last of 11 = Last of 10 = Last of 01 = Last of 00 = Last of 00 = Last of	W = Writable '1' = Bit is se ited: Read as : Last DMA C MA transfer ha Reserved data transfer v data transfer v	e bit t '0' hannel Active I as occurred sir vas by DMA CI vas by DMA CI	U = Unimple '0' = Bit is cl bits nce system Re hannel 7 hannel 6 hannel 5 hannel 4 hannel 3 hannel 2 hannel 1	emented bit, rea	ad as '0'	
Legend: R = Readable bit -n = Value at POR bit 15-12 Uni bit 11-8 LS 111 011 011 012 012 012 012 012	TCH<3:0> 11 = No DI 10-1000 = 11 = Last of 10 = Last of 10 = Last of 11 = Last of 10 = Last o	'1' = Bit is se ted: Read as : Last DMA C MA transfer has Reserved data transfer v data transfer v	et 'o' hannel Active I as occurred sir vas by DMA CI vas by DMA CI	'0' = Bit is cl bits nce system Re hannel 7 hannel 6 hannel 5 hannel 4 hannel 3 hannel 2 hannel 1	eared		nown
R = Readable bit -n = Value at POR bit 15-12 Uni bit 11-8 LS 113 013 013 014 016 016 016 017 016 016 017 016 017 016 017 017 017 017 017 017 017 017	TCH<3:0> 11 = No DI 10-1000 = 11 = Last of 10 = Last of 10 = Last of 11 = Last of 10 = Last o	'1' = Bit is se ted: Read as : Last DMA C MA transfer has Reserved data transfer v data transfer v	et 'o' hannel Active I as occurred sir vas by DMA CI vas by DMA CI	'0' = Bit is cl bits nce system Re hannel 7 hannel 6 hannel 5 hannel 4 hannel 3 hannel 2 hannel 1	eared		nown
R = Readable bit -n = Value at POR bit 15-12 Uni bit 11-8 LS 113 013 013 014 016 016 016 017 016 017 017 017 017 017 017 017 017	TCH<3:0> 11 = No DI 10-1000 = 11 = Last of 10 = Last of 10 = Last of 11 = Last of 10 = Last o	'1' = Bit is se ted: Read as : Last DMA C MA transfer has Reserved data transfer v data transfer v	et 'o' hannel Active I as occurred sir vas by DMA CI vas by DMA CI	'0' = Bit is cl bits nce system Re hannel 7 hannel 6 hannel 5 hannel 4 hannel 3 hannel 2 hannel 1	eared		nown
-n = Value at POR bit 15-12 Uni bit 11-8 LST 111 111 011 011 011 011 011 01	TCH<3:0> 11 = No DI 10-1000 = 11 = Last of 10 = Last of 10 = Last of 11 = Last of 10 = Last o	'1' = Bit is se ted: Read as : Last DMA C MA transfer has Reserved data transfer v data transfer v	et 'o' hannel Active I as occurred sir vas by DMA CI vas by DMA CI	'0' = Bit is cl bits nce system Re hannel 7 hannel 6 hannel 5 hannel 4 hannel 3 hannel 2 hannel 1	eared		nown
bit 15-12 Uni bit 11-8 LS 111 011 011 011 011 011 011 011 011 01	TCH<3:0> 11 = No DI 10-1000 = 11 = Last of 10 = Last of 10 = Last of 11 = Last of 10 = Last o	eted: Read as : Last DMA C MA transfer ha : Reserved data transfer v data transfer v	[°] 0 [°] hannel Active I as occurred sir vas by DMA Cl vas by DMA Cl	bits hace system Re hannel 7 hannel 6 hannel 5 hannel 4 hannel 3 hannel 2 hannel 1			
bit 11-8 LS1 111 011 011 011 011 011 011 011 011 0	TCH<3:0> 11 = No DI 10-1000 = 11 = Last of 10 = Last of 10 = Last of 11 = Last of 10 = Last o	: Last DMA C MA transfer ha Reserved data transfer v data transfer v data transfer v data transfer v data transfer v data transfer v data transfer v	hannel Active I as occurred sir vas by DMA CI vas by DMA CI	nce system Re hannel 7 hannel 6 hannel 5 hannel 4 hannel 3 hannel 2 hannel 1	eset		
bit 11-8 LST	TCH<3:0> 11 = No DI 10-1000 = 11 = Last of 10 = Last of 10 = Last of 11 = Last of 10 = Last o	: Last DMA C MA transfer ha Reserved data transfer v data transfer v data transfer v data transfer v data transfer v data transfer v data transfer v	hannel Active I as occurred sir vas by DMA CI vas by DMA CI	nce system Re hannel 7 hannel 6 hannel 5 hannel 4 hannel 3 hannel 2 hannel 1	eset		
1111 1113 0013 0013	11 = No DI 10-1000 = 11 = Last o 10 = Last o	MA transfer ha Reserved data transfer v data transfer v data transfer v data transfer v data transfer v data transfer v data transfer v	as occurred sir vas by DMA Cl vas by DMA Cl	nce system Re hannel 7 hannel 6 hannel 5 hannel 4 hannel 3 hannel 2 hannel 1	eset		
111 011 011 010 010 001 001 000 000 bit 7 PP: 1 = 0 = bit 6 PP: 1 =	10-1000 = 11 = Last (10 = Last (01 = Last (00 = Last (11 = Last (01 = Last (01 = Last (00 = Last (00 = Last (Reserved data transfer v data transfer v data transfer v data transfer v data transfer v data transfer v data transfer v	vas by DMA Cl vas by DMA Cl	hannel 7 hannel 6 hannel 5 hannel 4 hannel 3 hannel 2 hannel 1			
011 010 010 001 001 000 000 000 000 000	10 = Last of 10 = Last of 10 = Last of 11 = Last of 10	data transfer v data transfer v data transfer v data transfer v data transfer v data transfer v data transfer v	vas by DMA Cl vas by DMA Cl	hannel 6 hannel 5 hannel 4 hannel 3 hannel 2 hannel 1			
010 010 001 001 000 000 bit 7 PP: 1 = 0 = bit 6 PP: 1 =	01 = Last 0 00 = Last 0 11 = Last 0 10 = Last 0 01 = Last 0 00 = Last 0	data transfer v data transfer v data transfer v data transfer v data transfer v	vas by DMA Cl vas by DMA Cl	hannel 5 hannel 4 hannel 3 hannel 2 hannel 1			
bit 6 PP:	00 = Last c 11 = Last c 10 = Last c 01 = Last c 00 = Last c	data transfer v data transfer v data transfer v data transfer v	vas by DMA Cl vas by DMA Cl vas by DMA Cl vas by DMA Cl	hannel 4 hannel 3 hannel 2 hannel 1			
001 000 000 bit 7 PP: 1 = 0 = bit 6 PP: 1 =	11 = Last o 10 = Last o 01 = Last o 00 = Last o	data transfer v data transfer v data transfer v	vas by DMA Cl vas by DMA Cl vas by DMA Cl	hannel 3 hannel 2 hannel 1			
000 000 bit 7 PP 1 = 0 = bit 6 PP 1 =	01 = Last c 00 = Last c	data transfer v	vas by DMA Cl	hannel 1			
000 bit 7 PP 1 = 0 = bit 6 PP 1 =	oo = Last o						
bit 7 PP: 1 = 0 = bit 6 PP: 1 =							
1 = 0 = bit 6 PP 1 =		nel 7 Pina-Pa	ong Mode Statu				
0 = bit 6 PP: 1 =		B register sele	-	ao n'ag bh			
1 =		A register sele					
	ST6: Char	nnel 6 Ping-Po	ong Mode Statu	us Flag bit			
-		B register sele A register sele					
bit 5 PP:	ST5: Char	nnel 5 Ping-Po	ong Mode Statu	us Flag bit			
		B register sele A register sele					
bit 4 PPS	ST4: Char	nnel 4 Ping-Po	ong Mode Statu	us Flag bit			
		B register sele A register sele					
bit 3 PPS	ST3: Char	nnel 3 Ping-Po	ong Mode Statu	us Flag bit			
		B register sele A register sele					
bit 2 PP:	ST2: Char	nnel 2 Ping-Po	ong Mode Statu	us Flag bit			
		B register sele A register sele					
bit 1 PP:	ST1: Char	nnel 1 Ping-Po	ong Mode Statu	us Flag bit			
		B register sele					
		A register sele					
	ST0: Char DMA0STI	nnel 0 Ping-Po	ong Mode Statu	is Flag hit			

查询dsPIC33FJ128MC506供应商

REGISTER 8-9: DSADR: MOST RECENT DMA RAM ADDRESS

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAI	DR<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSA	DR<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		it	U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-0 DSADR<15:0>: Most Recent DMA RAM Address Accessed by DMA Controller bits


查询dsPIC33F1128MC506供应商 9.0 OSCILLATOR CONFIGURATION

Note: This data sheet summarizes the features of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 7. "Oscillator" (DS70186) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The dsPIC33FJXXXMCX06/X08/X10 oscillator system provides the following:

 Various external and internal oscillator options as clock sources

- An on-chip PLL to scale the internal operating frequency to the required system clock frequency
- The internal FRC oscillator can also be used with the PLL, thereby allowing full-speed operation without any external clock generation hardware
- Clock switching between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- A Clock Control register (OSCCON)
- Nonvolatile Configuration bits for main oscillator selection
- A simplified diagram of the oscillator system is shown in Figure 9-1.



查询dsPIC33FJ128MC506供应商 9.1 CPU Clocking System

There are seven system clock options provided by the dsPIC33FJXXXMCX06/X08/X10:

- FRC Oscillator
- · FRC Oscillator with PLL
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- Secondary (LP) Oscillator
- LPRC Oscillator
- · FRC Oscillator with postscaler

9.1.1 SYSTEM CLOCK SOURCES

The FRC (Fast RC) internal oscillator runs at a nominal frequency of 7.37 MHz. The user software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> (CLKDIV<10:8>) bits.

The primary oscillator can use one of the following as its clock source:

- 1. XT (Crystal): Crystals and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- 2. HS (High-Speed Crystal): Crystals in the range of 10 MHz to 40 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- 3. EC (External Clock): External clock signal is directly applied to the OSC1 pin.

The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses the SOSCI and SOSCO pins.

The LPRC (Low-Power RC) internal oscillator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip Phase Locked Loop (PLL) to provide a wide range of output frequencies for device operation. PLL configuration is described in **Section 9.1.3 "PLL Configuration**".

The FRC frequency depends on the FRC accuracy (see Table 26-19) and the value of the FRC Oscillator Tuning register (see Register 9-4).

9.1.2 SYSTEM CLOCK SELECTION

The oscillator source that is used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to **Section 23.1 "Configuration Bits"** for further details.) The Initial Oscillator Selection Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Select Configuration bits, POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose between twelve different clock modes, shown in Table 9-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected), Fosc, is divided by 2 to generate the device instruction clock (FcY) and the peripheral clock time base (FP). FcY defines the operating speed of the device, and speeds up to 40 MHz are supported by the dsPIC33FJXXXMCX06/ X08/X10 architecture.

Instruction execution speed or device operating frequency, FCY, is given by the following equation:

EQUATION 9-1: DEVICE OPERATING FREQUENCY

 $FCY = \frac{FOSC}{2}$

9.1.3 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides a significant amount of flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 9-2.

The output of the primary oscillator or FRC, denoted as 'FIN', is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected to be in the range of 0.8 MHz to 8 MHz. Since the minimum prescale factor is 2, this implies that FIN must be chosen to be in the range of 1.6 MHz to 16 MHz. The prescale factor, 'N1', is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor, 'M', by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor, 'N2'. This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be either 2, 4 or 8, and must be selected such that the PLL output frequency (Fosc) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS.

For a primary oscillator or FRC oscillator output, 'FIN', the PLL output, 'FOSC', is given by the following equation:

EQUATION 9-2: Fosc CALCULATION

 $FOSC = FIN \cdot \left(\frac{M}{N1 \cdot N2}\right)$

XT WITH PLL MODE

= 40 MIPS

EXAMPLE

 $FCY = \frac{FOSC}{2} = \frac{1}{2} \left(\frac{10000000 \cdot 32}{2 \cdot 2} \right)$

EQUATION 9-3:

查询dsPIC33FJ128MC506供应商

For example, suppose a 10 MHz crystal is being used with "XT with PLL" as the selected oscillator mode. If PLLPRE<4:0> = 0, then N1 = 2. This yields a VCO input of 10/2 = 5 MHz, which is within the acceptable range of 0.8-8 MHz. If PLLDIV<8:0> = 0x1E, then M = 32. This yields a VCO output of 5 * 32 = 160 MHz, which is within the 100-200 MHz ranged needed.

If PLLPOST<1:0> = 0, then N2 = 2. This provides a Fosc of 160/2 = 80 MHz. The resultant device operating speed is 80/2 = 40 MIPS.

FIGURE 9-2: dsPIC33FJXXXMCX06/X08/X10 PLL BLOCK DIAGRAM




TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	Note
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	xx	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	xx	110	1
Low-Power RC Oscillator (LPRC)	Internal	xx	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	xx	100	1
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	-
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	-
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	_
Primary Oscillator (XT)	Primary	01	010	_
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator with PLL (FRCPLL)	Internal	xx	001	1
Fast RC Oscillator (FRC)	Internal	xx	000	1

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

查询dsPIC33FJ128MC506供应商

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER⁽¹⁾

U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y
<u> </u>		COSC<2:0>				NOSC<2:0> ⁽²⁾	
oit 15							bit
R/W-0	U-0	R-0	U-0	R/C-0	U-0	R/W-0	R/W-0
CLKLOCK	—	LOCK	—	CF	_	LPOSCEN	OSWEN
bit 7							bit
Legend:		y = Value set	from Configu	ration bits on P	OR		
R = Readable	oit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	Unimplemen	ted: Read as '	0'				
bit 14-12	-			bits (read-only	')		
		C oscillator (FF			,		
		C oscillator (FF					
		y oscillator (XT					
		y oscillator (XT		h PLL			
		dary oscillator (ower RC oscilla					
		C oscillator (FF		le-bv-16			
		C oscillator (FF		•			
bit 11		ted: Read as '	-	-			
bit 10-8	NOSC<2:0>:	New Oscillator	Selection bit	(2)			
	000 = Fast R	C oscillator (FF	RC)				
		C oscillator (FF					
		y oscillator (XT					
		y oscillator (XT dary oscillator (n PLL			
		ower RC oscilla					
		C oscillator (FF		le-by-16			
		C oscillator (FF					
bit 7		Clock Lock Ena					
				. configurations			
				. configurations ked; configurati			
bit 6		ited: Read as '		ilea, eeingalat		••••••	
bit 5	LOCK: PLL L	ock Status bit	(read-only)				
				tart-up timer is : t-up timer is in p		L is disabled	
bit 4		ted: Read as '			0		
bit 3	-	il Detect bit (re		oplication)			
	1 = FSCM ha	as detected clo as not detected	ck failure				
	Unimplemen						

"dsPIC33F Family Reference Manual" (available from the Microchip website) for details. 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted.

2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

查询dsPIC33FJ128MC506供应商

REGISTER 9-1: OSCILLATOR CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 1 LPOSCEN: Secondary (LP) Oscillator Enable bit
 - 1 = Enable secondary oscillator
 - 0 = Disable secondary oscillator
- bit 0 OSWEN: Oscillator Switch Enable bit
 - 1 = Request oscillator switch to selection specified by NOSC<2:0> bits
 - 0 = Oscillator switch is complete
 - **Note 1:** Writes to this register require an unlock sequence. Refer to **Section 7. "Oscillator"** (DS70186) in the *"dsPIC33F Family Reference Manual"* (available from the Microchip website) for details.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

查询dsPIC33FJ128MC506供应商

REGISTER 9-2: CLKDIV: CLOCK DIVISOR REGISTER

R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
ROI		DOZE<2:0>		DOZEN ⁽¹⁾		FRCDIV<2:0>	
bit 15							bit 8
R/W-0	R/W-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PLLPC)ST<1:0>				PLLPRE<4:0>	•	
bit 7			L				bit 0
Legend:		y = Value set	from Configu	ration bits on PC	DR		
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15	ROI: Recover	r on Interrupt bi	t				
				nd the processor	clock/periphe	ral clock ratio is	set to 1:1
		s have no effec					
bit 14-12		Processor Cloo	ck Reduction	Select bits			
	000 = Fcy/1 001 = Fcy/2						
	010 = FCY/4						
	011 = FCY/8 (
	100 = Fcy/16						
	101 = FCY/32 110 = FCY/64						
	111 = Fcy/12						
bit 11	DOZEN: DOZ	ZE Mode Enabl	e bit ⁽¹⁾				
				between the peri	pheral clocks a	and the process	or clocks
		or clock/periphe					
bit 10-8				or Postscaler bits	3		
	000 = FRC di 001 = FRC di	ivide by 1 (defa	ult)				
	010 = FRC di	•					
	011 = FRC di	vide by 8					
	100 = FRC di						
	101 = FRC di 110 = FRC di						
	111 = FRC di						
bit 7-6	PLLPOST<1:	0>: PLL VCO	Output Divide	er Select bits (als	so denoted as '	N2', PLL posts	caler)
	00 = Output/2	2					
	01 = Output/4						
	10 = Reserve 11 = Output/8						
bit 5	-	ted: Read as '	ר י				
bit 4-0	-			It Divider bits (al	an depoted an	'N1' DLL proof	valor)
Dit 4-0	00000 = Inpu				so denoted as	NI, FLL piese	alei)
	00001 = Inpu						
	•						
	•						
	•	+/22					
	11111 = Inpu	1000					

Note 1: This bit is cleared when the ROI bit is set and an interrupt occurs.

查询dsPIC33FJ128MC506供应商 REGISTER 9-3: PLLFBD: PLL FEEDBACK DIVISOR REGISTER U-0 U-0 U-0 U-0 U-0 U-0 U-0 PLLDIV<8> ____ ____ ____ ____ _ ____ ____ bit 15 R/W-0 R/W-0 R/W-1 R/W-1 R/W-0 R/W-0 R/W-0 PLLDIV<7:0> bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-9 Unimplemented: Read as '0' bit 8-0 PLLDIV<8:0>: PLL Feedback Divisor bits (also denoted as 'M', PLL multiplier) 00000000 = 2 00000001 = 300000010 = 4 000110000 = 50 (default)

111111111 = 513

R/W-0⁽¹⁾

R/W-0

bit 8

bit 0

查询dsPIC33FJ128MC506供应商

REGISTER 9-4: OSCTUN: FRC OSCILLATOR TUNING REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—		_		_	_	_	_
oit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_			TUN<	:5:0> ⁽¹⁾		
oit 7							bit (
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 5-0	011111 = C 011110 = C •	FRC Oscillator T Center frequency Center frequency Center frequency	+ 11.625% (8 + 11.25% (8.2	20 MHz)			
	000000 = C	Center frequency Center frequency	(7.37 MHz nd	minal)			
		Center frequency Center frequency					

Note 1: OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation and is neither characterized nor tested.

查询dsPIC33FJ128MC506供应商

9.2 Clock Switching Operation

Applications are free to switch between any of the four clock sources (Primary, LP, FRC and LPRC) under software control at any time. To limit the possible side effects that could result from this flexibility, dsPIC33FJXXXMCX06/X08/X10 devices have a safeguard lock built into the switch process.

Note: Primary Oscillator mode has three different submodes (XT, HS and EC) which are determined by the POSCMD<1:0> Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch between the different primary submodes without reprogramming the device.

9.2.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the Configuration register must be programmed to '0'. (Refer to **Section 23.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSC control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC bits (OSCCON<14:12>) reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

9.2.2 OSCILLATOR SWITCHING SEQUENCE

At a minimum, performing a clock switch requires the following basic sequence:

- 1. If desired, read the COSC bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- Write the appropriate value to the NOSC control bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

1. The clock switching hardware compares the COSC status bits with the new value of the NOSC control bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.

- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and the CF (OSCCON<3>) status bits are cleared.
- 3. The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- 5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC bit values are transferred to the COSC status bits.
- 6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or LP (if LPOSCEN remains set).
 - Note 1: The processor continues to execute code throughout the clock switching sequence. Timing sensitive code should not be executed during this time.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
 - Refer to 7. "Oscillator" (DS70186) in the "dsPIC33F Family Reference Manual" for details.

9.3 Fail-Safe Clock Monitor (FSCM)

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by programming. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the Watchdog Timer.

In the event of an oscillator failure, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. Then the application program can either attempt to restart the oscillator or execute a controlled shutdown. The trap can be treated as a warm Reset by simply loading the Reset address into the oscillator fail trap vector.

If the PLL multiplier is used to scale the system clock, the internal FRC is also multiplied by the same factor on clock failure. Essentially, the device switches to FRC with PLL on a clock failure.

查询dsPIC33FJ128MC506供应商 NOTES:

查询dsPIC33FJ128MC506供应商 10.0 POWER-SAVING FEATURES

Note: This data sheet summarizes the features of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9.
 "Watchdog Timer and Power-Saving Modes" (DS70196) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The dsPIC33FJXXXMCX06/X08/X10 devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. dsPIC33FJXXXMCX06/X08/X10 devices can manage power consumption in four different ways:

- Clock frequency
- Instruction-based Sleep and Idle modes
- · Software-controlled Doze mode
- · Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

10.1 Clock Frequency and Clock Switching

dsPIC33FJXXXMCX06/X08/X10 devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits (OSC-CON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 9.0 "Oscillator Configuration"**.

10.2 Instruction-Based Power-Saving Modes

dsPIC33FJXXXMCX06/X08/X10 devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembly syntax of the PWRSAV instruction is shown in Example 10-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

10.2.1 SLEEP MODE

Sleep mode has the following features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate in Sleep mode. This includes items such as the input change notification on the I/O ports and peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation is disabled in Sleep mode.

The device will wake-up from Sleep mode on any of the following events:

- Any interrupt source that is individually enabled
- · Any form of device Reset
- A WDT time-out

On wake-up from Sleep, the processor restarts with the same clock source that was active when Sleep mode was entered.

EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV #SLEEP_MODE PWRSAV #IDLE MODE ; Put the device into SLEEP mode ; Put the device into IDLE mode

查询dsPIC33FJ128MC506供应商 10.2.2 IDLE MODE

Idle mode has the following features:

- The CPU stops executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device will wake from Idle mode on any of the following events:

- Any interrupt that is individually enabled
- · Any device Reset
- A WDT time-out

On wake-up from Idle, the clock is reapplied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction or the first instruction in the ISR.

10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

10.3 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate. Doze mode is enabled by setting the DOZEN bit (CLK-DIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLK-DIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

It is also possible to use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the CAN module has been configured for 500 kbps based on this device operating speed. If the device is now placed in Doze mode with a clock frequency ratio of 1:4, the CAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

10.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled via the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers will have no effect and read values will be invalid.

A peripheral module is only enabled if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific dsPIC[®] DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note: If a PMD bit is set, the corresponding module is disabled after a delay of 1 instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of 1 instruction cycle (assuming the module control registers are already configured to enable module operation).

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD	PWMMD	
bit 15							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-
I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	C2MD	C1MD	AD1N
bit 7	02mB	0 mb	OF ILLIE	or mile	02mB	01110	7.8 11
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own
bit 15	1 = Timer5 n	r5 Module Disat nodule is disable nodule is enable	ed				
bit 14	1 = Timer4 n	r4 Module Disat nodule is disable nodule is enable	ed				
bit 13	1 = Timer3 n	r3 Module Disat nodule is disable nodule is enable	ed				
bit 12	1 = Timer2 n	r2 Module Disat nodule is disable nodule is enable	ed				
bit 11	T1MD: Time 1 = Timer1 n	r1 Module Disat nodule is disable nodule is enable	ole bit ed				
bit 10	QEI1MD: QE 1 = QEI1 mo	El1 Module Disa dule is disabled dule is enabled	ble bit				
bit 9	PWMMD: PV 1 = PWM mc	VM Module Disa odule is disabled odule is enabled	1				
bit 8		nted: Read as '					
bit 7	$1 = I^2 C1 mod$	1 Module Disab dule is disabled dule is enabled	le bit				
bit 6	U2MD: UAR 1 = UART2 r	T2 Module Disa nodule is disabl nodule is enable	ed				
bit 5	U1MD: UAR 1 = UART1 r	T1 Module Disa nodule is disabl nodule is enable	ble bit ed				
bit 4	SPI2MD: SP 1 = SPI2 mo	I2 Module Disal dule is disabled dule is enabled					
bit 3		I1 Module Disal dule is disabled	ole bit				

查询dsPIC33FJ128MC506供应商

REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1 (CONTINUED)

bit 2	C2MD: ECAN2 Module Disable bit 1 = ECAN2 module is disabled 0 = ECAN2 module is enabled
bit 1	C1MD: ECAN1 Module Disable bit 1 = ECAN1 module is disabled 0 = ECAN1 module is enabled
bit 0	AD1MD: ADC1 Module Disable bit 1 = ADC1 module is disabled 0 = ADC1 module is enabled

R/W-0	R/W-0	2: PERIPHER R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W
IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1N
bit 15							1
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W
OC8MD bit 7	OC7MD	OC6MD	OC5MD	OC4MD	OC3MD	OC2MD	OC1I
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown
bit 15		t Capture 8 Moo	lula Disabla hi	+			
bit 15	-	pture 8 module		L			
		pture 8 module					
bit 14	IC7MD: Inpu	t Capture 7 Mod	dule Disable bi	t			
		pture 7 module					
bit 13	•	pture 7 module It Capture 6 Moo		+			
DIL 13	•	pture 6 module		L			
		pture 6 module					
bit 12	•	it Capture 5 Moo		t			
		pture 5 module					
	•	pture 5 module					
bit 11		t Capture 4 Moo		t			
		pture 4 module pture 4 module					
bit 10		It Capture 3 Moo		t			
		pture 3 module					
	•	pture 3 module					
bit 9		t Capture 2 Moo		t			
		pture 2 module pture 2 module					
bit 8	•	t Capture 1 Module		t			
	•	pture 1 module		•			
		, pture 1 module					
bit 7	OC8MD: Ou	tput Compare 8	Module Disab	le bit			
	•	compare 8 modu					
h # 0		compare 8 modu		la hit			
bit 6		tput Compare 4 Compare 7 modu		ie dit			
		Compare 7 modu					
bit 5	-	tput Compare 6		le bit			
	1 = Output C	ompare 6 modu	ile is disabled				
	-	Compare 6 modu					
bit 4		tput Compare 5		le bit			
	$\perp = Output C$	ompare 5 modι	ile is disabled				

查询dsPIC33FJ128MC506供应商

REGISTER 10-2: PMD2: PERIPHERAL MODULE DISABLE CONTROL REGISTER 2 (CONTINUED)

bit 3	OC4MD: Output Compare 4 Module Disable bit 1 = Output Compare 4 module is disabled 0 = Output Compare 4 module is enabled
bit 2	OC3MD: Output Compare 3 Module Disable bit
	1 = Output Compare 3 module is disabled0 = Output Compare 3 module is enabled
bit 1	OC2MD: Output Compare 2 Module Disable bit
	1 = Output Compare 2 module is disabled0 = Output Compare 2 module is enabled
bit 0	OC1MD: Output Compare 1 Module Disable bit
	1 = Output Compare 1 module is disabled0 = Output Compare 1 module is enabled

REGISTER				E DISABLE C			
R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
T9MD	T8MD	T7MD	T6MD	—	—	—	
bit 15							
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-
			_	_	_	I2C2MD	AD2N
bit 7							
Lenendi							
Legend: R = Readal	ble bit	W = Writable	hit	U = Unimplen	nented bit rea	d as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own
bit 15		9 Module Disat					
bit 15	T9MD: Timer	9 Module Disat	ole bit				
	0 = Timer9 m	odule is disable odule is enable	d				
bit 14		8 Module Disat					
		odule is disable odule is enable					
bit 13		7 Module Disat					
bit 10	-	odule is disable					
	0 = Timer7 m	odule is enable	d				
bit 12	T6MD: Timer	6 Module Disat	ole bit				
		odule is disable					
bit 11-2	Unimplemer	ted: Read as '	o'				
bit 1	12C2MD: 12C	2 Module Disat	ole bit				
	1 = I2C2 mod	dule is disabled					
	0 = I2C2 mod	dule is enabled					
bit 0	AD2MD: AD2	2 Module Disab	le bit				
		ule is disabled					

查询dsPIC33FJ128MC506供应商 NOTES:

查询dsPIC33FJ128MC506供应商 11.0 I/O PORTS

Note: This data sheet summarizes the features of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 10. "I/O Ports" (DS70193) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKIN) are shared between the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

11.1 Parallel I/O (PIO) Ports


A parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through," in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected. When a peripheral is enabled and actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled but the peripheral is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx), read the latch. Writes to the latch, write the latch. Reads from the port (PORTx), read the port pins, while writes to the port pins, write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers and the port pins will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs. An example is the INT4 pin.

Note: The voltage on a digital input pin can be between -0.3V to 5.6V.



查询dsPIC33FJ128MC506供应商 11.2 Open-Drain Configuration

In addition to the PORT, LAT and TRIS registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired digital-only pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See **"Pin Diagrams"** for the available pins and their functionality.

11.3 Configuring Analog Port Pins

The ADxPCFGH, ADxPCFGL and TRIS registers control the operation of the ADC port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) is converted.

Clearing any bit in the ADxPCFGH or ADxPCFGL register configures the corresponding bit to be an analog pin. This is also the Reset state of any I/O pin that has an analog (ANx) function associated with it.

Note:	In devices with two ADC modules, if the
	corresponding PCFG bit in either
	AD1PCFGH(L) and AD2PCFGH(L) is
	cleared, the pin is configured as an analog
	input.

When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

Note:	The voltage on an analog input pin can be
	between -0.3V to (VDD + 0.3 V).

EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

MOV	0xFF00, W0
MOV	W0, TRISBB
NOP	
btss	PORTB, #13

11.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

11.5 Input Change Notification

The input change notification function of the I/O ports allows the dsPIC33FJXXXMCX06/X08/X10 devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature is capable of detecting input change-of-states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 24 external signals (CN0 through CN23) that can be selected (enabled) for generating an interrupt request on a change-of-state.

There are four control registers associated with the CN module. The CNEN1 and CNEN2 registers contain the CN interrupt enable (CNxIE) control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source that is connected to the pin and eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the weak pull-up enable (CNxPUE) bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled whenever the port pin is configured as a digital output.

; Configure PORTB<15:8> as inputs ; and PORTB<7:0> as outputs ; Delay 1 cycle ; Next Instruction

查询dsPIC33FJ128MC506供应商 12.0 TIMER1

Note: This data sheet summarizes the features of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 11.** "**Timers**" (DS70205) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The Timer1 module is a 16-bit timer, which can serve as the time counter for the real-time clock or operate as a free-running interval timer/counter. Timer1 can operate in three modes:

- 16-bit Timer
- 16-bit Synchronous Counter
- 16-bit Asynchronous Counter

Timer1 also supports the following features:


- Timer gate operation
- · Selectable prescaler settings
- Timer operation during CPU Idle and Sleep modes
- Interrupt on 16-bit Period register match or falling edge of external gate signal

Figure 12-1 presents a block diagram of the 16-bit timer module.

To configure Timer1 for operation, do the following:

- 1. Set the TON bit (= 1) in the T1CON register.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits in the T1CON register.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits in the T1CON register.
- 4. Set or clear the TSYNC bit in T1CON to select synchronous or asynchronous operation.
- 5. Load the timer period value into the PR1 register.
- 6. If interrupts are required, set the interrupt enable bit, T1IE. Use the priority bits, T1IP<2:0>, to set the interrupt priority.

FIGURE 12-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM



查询dsPIC33FJ128MC506供应商 REGISTER 12-1: **T1CON: TIMER1 CONTROL REGISTER** R/W-0 U-0 R/W-0 U-0 U-0 U-0 U-0 U-0 TON ____ TSIDL ____ _ ____ _____ ____ bit 15 bit 8 U-0 R/W-0 R/W-0 R/W-0 U-0 R/W-0 R/W-0 U-0 TGATE TCKPS<1:0> TSYNC TCS ____ bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 TON: Timer1 On bit 1 = Starts 16-bit Timer1 0 = Stops 16-bit Timer1 bit 14 Unimplemented: Read as '0' bit 13 TSIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode bit 12-7 Unimplemented: Read as '0' bit 6 TGATE: Timer1 Gated Time Accumulation Enable bit When T1CS = 1: This bit is ignored. When T1CS = 0: 1 = Gated time accumulation enabled 0 = Gated time accumulation disabled TCKPS<1:0>: Timer1 Input Clock Prescale Select bits bit 5-4 11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1 bit 3 Unimplemented: Read as '0' bit 2 TSYNC: Timer1 External Clock Input Synchronization Select bit When TCS = 1: 1 = Synchronize external clock input 0 = Do not synchronize external clock input When TCS = 0: This bit is ignored. bit 1 TCS: Timer1 Clock Source Select bit 1 = External clock from pin T1CK (on the rising edge) 0 = Internal clock (FCY) bit 0 Unimplemented: Read as '0'

查询dsPIC33FJ128MC506供应商 13.0 TIMER2/3, TIMER4/5, TIMER6/7 AND TIMER8/9

Note: This data sheet summarizes the features of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 11.** "**Timers**" (DS70205) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The Timer2/3, Timer4/5, Timer6/7 and Timer8/9 modules are 32-bit timers that can also be configured as four independent 16-bit timers with selectable operating modes.

As a 32-bit timer, Timer2/3, Timer4/5, Timer6/7 and Timer8/9 operate in three modes:

- Two Independent 16-bit Timers (e.g., Timer2 and Timer3) with all 16-bit operating modes (except Asynchronous Counter mode)
- Single 32-bit Timer
- Single 32-bit Synchronous Counter

They also support the following features:

- Timer Gate Operation
- Selectable Prescaler Settings
- · Timer Operation during Idle and Sleep modes
- Interrupt on a 32-bit Period Register Match
- Time Base for Input Capture and Output Compare Modules (Timer2 and Timer3 only)
- ADC1 Event Trigger (Timer2/3 only)
- ADC2 Event Trigger (Timer4/5 only)

Individually, all eight of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed above, except for the event trigger; this is implemented only with Timer2/3. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON, T5CON, T6CON, T7CON, T8CON and T9CON registers. T2CON, T4CON, T6CON and T8CON are shown in generic form in Register 13-1. T3CON, T5CON, T7CON and T9CON are shown in Register 13-2.

For 32-bit timer/counter operation, Timer2, Timer4, Timer6 or Timer8 is the least significant word; Timer3, Timer5, Timer7 or Timer9 is the most significant word of the 32-bit timers. Note: For 32-bit operation, T3CON, T5CON, T7CON and T9CON control bits are ignored. Only T2CON, T4CON, T6CON and T8CON control bits are used for setup and control. Timer2, Timer4, Timer6 and Timer8 clock and gate inputs are utilized for the 32-bit timer modules, but an interrupt is generated with the Timer3, Timer5, Ttimer7 and Timer9 interrupt flags.

To configure Timer2/3, Timer4/5, Timer6/7 or Timer8/9 for 32-bit operation, do the following:

- 1. Set the corresponding T32 control bit.
- 2. Select the prescaler ratio for Timer2, Timer4, Timer6 or Timer8 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- 4. Load the timer period value. PR3, PR5, PR7 or PR9 contains the most significant word of the value, while PR2, PR4, PR6 or PR8 contains the least significant word.
- If interrupts are required, set the interrupt enable bit, T3IE, T5IE, T7IE or T9IE. Use the priority bits, T3IP<2:0>, T5IP<2:0>, T7IP<2:0> or T9IP<2:0>, to set the interrupt priority. While Timer2, Timer4, Timer6 or Timer8 control the timer, the interrupt appears as a Timer3, Timer5, Timer7 or Timer9 interrupt.
- 6. Set the corresponding TON bit.

The timer value at any point is stored in the register pair, TMR3:TMR2, TMR5:TMR4, TMR7:TMR6 or TMR9:TMR8. TMR3, TMR5, TMR7 or TMR9 always contain the most significant word of the count, while TMR2, TMR4, TMR6 or TMR8 contain the least significant word.

To configure any of the timers for individual 16-bit operation, do the following:


- 1. Clear the T32 bit corresponding to that timer.
- Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.


A block diagram for a 32-bit timer pair (Timer4/5) example is shown in Figure 13-1, and a timer (Timer4) operating in 16-bit mode example is shown in Figure 13-2.

Note: Only Timer2 and Timer3 can trigger a DMA data transfer.

查询dsPIC33FJ128MC506供应商

FIGURE 13-1: TIMER2/3 (32-BIT) BLOCK DIAGRAM⁽¹⁾





查询dsPIC	33FJ128MC506	6供应商								
REGISTER			CON, T6C	ON OR T8CO	N) CONTRO	L REGISTER				
R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
TON	_	TSIDL	—	_		_	—			
bit 15							bit 8			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0			
—	TGATE	TCKPS	S<1:0>	T32		TCS ⁽¹⁾				
bit 7							bit (
Legend:										
R = Readabl		W = Writable		-	nented bit, rea					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own			
bit 15		On hit								
DIL 15	TON: Timerx On bit									
	When T32 = 1: 1 = Starts 32-bit Timerx/y									
	0 = Stops 32-bit Timerx/y									
	When $T32 = 0$:									
	1 = Starts 16-bit Timerx 0 = Stops 16-bit Timerx									
bit 14	-	ted: Read as '	o'							
bit 13	-	in Idle Mode bit								
DIL 15				levice enters Id	le mode					
		module operat								
bit 12-7		ted: Read as '								
bit 6	TGATE: Timerx Gated Time Accumulation Enable bit									
	<u>When TCS = 1:</u> This bit is ignored									
	When TCS = 0:									
	1 = Gated time accumulation enabled									
		e accumulatior								
bit 5-4	TCKPS<1:0>: Timerx Input Clock Prescale Select bits									
	11 = 1:256 10 = 1:64									
	01 = 1:8									
	00 = 1:1									
bit 3	T32: 32-bit Timer Mode Select bit									
		nd Timery form nd Timery act a								
bit 2	Unimplemen	ted: Read as '	0'							
bit 1	TCS: Timerx	Clock Source S	Select bit ⁽¹⁾							
		clock from pin T	TxCK (on the	rising edge)						
	0 = Internal c									
bit 0	Unimplemen	ted: Read as '	0'							

Note 1: The TxCK pin is not available on all timers. Refer to the "Pin Diagrams" section for the available pins.

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
TON ⁽¹⁾		TSIDL ⁽²⁾	—	_	_	_			
bit 15									
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0		
	TGATE ⁽¹⁾	TCKPS	<1:0> ⁽¹⁾	_		TCS ^(1,3)			
bit 7									
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own		
bit 15	1 = Starts 16- 0 = Stops 16-	TON: Timery On bit ⁽¹⁾ 1 = Starts 16-bit Timery 0 = Stops 16-bit Timery							
bit 14	•	ted: Read as '							
bit 13	1 = Discontin	n Idle Mode bi ue module ope module operat	eration when	device enters Id	le mode				
bit 12-7		ted: Read as							
bit 6	When TCS = This bit is igno When TCS = 1 = Gated time	<u>1:</u> ored	n enabled	n Enable bit ⁽¹⁾					
bit 5-4	TCKPS<1:0> 11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1	: Timer3 Input	Clock Presca	ale Select bits ⁽¹⁾					
bit 3-2	Unimplemen	ted: Read as '	0'						
bit 1	•	Clock Source S clock from pin ⁻ lock (FCY)		rising edge)					
bit 0	Unimplomon	ted: Read as '	o'						

- 2: When 32-bit timer operation is enabled (T32 = 1) in the Timer Control register (TxCON<3>), the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.
- 3: The TyCK pin is not available on all timers. Refer to the "Pin Diagrams" section for the available pins.

查询dsPIC33FJ128MC506供应商 NOTES:

查询dsPIC33FJ128MC506供应商 14.0 INPUT CAPTURE

Note: This data sheet summarizes the features of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 12**. "Input Capture" (DS70198) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The dsPIC33FJXXXMCX06/X08/X10 devices support up to eight input capture channels.

The input capture module captures the 16-bit value of the selected Time Base register when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:

- Simple Capture Event modes

 Capture timer value on every falling edge of
 input at ICx pin
 - -Capture timer value on every rising edge of input at ICx pin

- 2. Capture timer value on every edge (rising and falling) of input at ICx pin
- 3. Prescaler Capture Event modes
 - Capture timer value on every 4th rising edge of input at ICx pin
 - -Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select between one of two 16-bit timers (Timer2 or Timer3) for the time base. The selected timer can use either an internal or external clock.

Other operational features include the following:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- Interrupt on input capture event
- · 4-word FIFO buffer for capture values
 - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Input capture can also be used to provide additional sources of external interrupts

Note: Only IC1 and IC2 can trigger a DMA data transfer. If DMA data transfers are required, the FIFO buffer size must be set to '1' (ICI<1:0> = 00).




FIGURE 14-1: INPUT CAPTURE BLOCK DIAGRAM

查询dsPIC33FJ128MC506供应商

14.1 Input Capture Registers

REGISTER 14-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	—	ICSIDL	_	—	-	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0
ICTMR ⁽¹⁾	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>	
bit 7							bit 0

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	ICSIDL: Input Capture Module Stop in Idle Control bit 1 = Input capture module will halt in CPU Idle mode 0 = Input capture module will continue to operate in CPU Idle mode
bit 12-8	Unimplemented: Read as '0'
bit 7	ICTMR: Input Capture Timer Select bits ⁽¹⁾ 1 = TMR2 contents are captured on capture event 0 = TMR3 contents are captured on capture event
bit 6-5	ICI<1:0>: Select Number of Captures per Interrupt bits
	 11 = Interrupt on every fourth capture event 10 = Interrupt on every third capture event 01 = Interrupt on every second capture event 00 = Interrupt on every capture event
bit 4	ICOV: Input Capture Overflow Status Flag bit (read-only)
	1 = Input capture overflow occurred0 = No input capture overflow occurred
bit 3	ICBNE: Input Capture Buffer Empty Status bit (read-only)
	 1 = Input capture buffer is not empty; at least one more capture value can be read 0 = Input capture buffer is empty
bit 2-0	ICM<2:0>: Input Capture Mode Select bits
	 111 = Input capture functions as interrupt pin only when device is in Sleep or Idle mode (Rising edge detect only, all other control bits are not applicable.) 110 = Unused (module disabled) 101 = Capture mode, every 16th rising edge 100 = Capture mode, every 4th rising edge 011 = Capture mode, every rising edge 010 = Capture mode, every falling edge 001 = Capture mode, every falling edge 001 = Capture mode, every edge (rising and falling) (ICI<1:0> bits do not control interrupt generation for this mode.) 000 = Input capture module turned off



查询dsPIC33FJ128MC506供应商 15.0 OUTPUT COMPARE


Note: This data sheet summarizes the features of the dsPIC33FJXXXMCX06/X08/X10 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F Family Reference Manual", Section 13. "Output Compare" (DS70209), which is available on the Microchip web site (www.microchip.com).

The output compare module can select either Timer2 or Timer3 for its time base. The module compares the value of the timer with the value of one or two Compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the Compare register value. The output compare module generates either a single output pulse, or a sequence of output pulses, by changing the state of the output pin on the compare match events. The output compare module can also generate interrupts on compare match events.

The output compare module has multiple operating modes:

- Active-Low One-Shot mode
- Active-High One-Shot mode
- Toggle mode
- Delayed One-Shot mode
- Continuous Pulse mode
- PWM mode without Fault Protection
- · PWM mode with Fault Protection





查询dsPIC33FJ128MC506供应商 15.1 Output Compare Modes

Configure the Output Compare modes by setting the appropriate Output Compare Mode (OCM<2:0>) bits in the Output Compare Control (OCxCON<2:0>) register. Table 15-1 lists the different bit settings for the Output Compare modes. Figure 15-2 illustrates the output compare operation for various modes. The user


application must disable the associated timer when writing to the Output Compare Control registers to avoid malfunctions.

Note: See Section 13. "Output Compare" in the "dsPIC33F Family Reference Manual" (DS70209) for OCxR and OCxRS register restrictions.

OCM<2:0>	Mode	OCx Pin Initial State	OCx Interrupt Generation		
000	Module Disabled	Controlled by GPIO register			
001	Active-Low One-Shot	0	OCx rising edge		
010	Active-High One-Shot	1	OCx falling edge		
011	Toggle	Current output is maintained	OCx rising and falling edge		
100	Delayed One-Shot	0	OCx falling edge		
101	Continuous Pulse	0	OCx falling edge		
110	PWM without Fault Protection	'0', if OCxR is zero'1', if OCxR is non-zero	No interrupt		
111	PWM with Fault Protection	'0', if OCxR is zero'1', if OCxR is non-zero	OCFA falling edge for OC1 to OC4		

TABLE 15-1: OUTPUT COMPARE MODES

FIGURE 15-2: OUTPUT COMPARE OPERATION



dsPIC33FJ128MC506供应商 REGISTER 15-1: OCxCON: OUTPUT COMPARE x CONTROL REGISTER (x = 1, 2)									
U-0	U-0	R/W-0					U-(
0-0	0-0	1	U-0	U-0	0-0	U-0	0-0		
 bit 15	-	OCSIDL	—	—	_	—			
bit to									
U-0	U-0	U-0	R-0, HC	R/W-0	R/W-0	R/W-0	R/W		
_	—	—	OCFLT	OCTSEL		OCM<2:0>			
bit 7									
Logondu		HC = Hardware	Clearable bit						
Legend: R = Readab	la hit	W = Writable bi		LI – Unimploy	mented bit, re	ad as '0'			
			L	•					
-n = Value a	IPUR	'1' = Bit is set		'0' = Bit is cle	areu	x = Bit is unkn	own		
bit 13	1 = Output (op Output Compa Compare x halts ir Compare x continu	n CPU Idle mod	e	de				
bit 12-5	Unimpleme	nted: Read as '0'							
bit 4	OCFLT: PWM Fault Condition Status bit								
	 1 = PWM Fault condition has occurred (cleared in hardware only) 0 = No PWM Fault condition has occurred (this bit is only used when OCM<2:0> = 111) 								
bit 3	OCTSEL: Output Compare Timer Select bit								
		s the clock source s the clock source	•						
bit 2-0	OCM<2:0>: Output Compare Mode Select bits								
	OCM<2:0>: Output Compare Mode Select bits 111 = PWM mode on OCx, Fault pin enabled 110 = PWM mode on OCx, Fault pin disabled 101 = Initialize OCx pin low, generate continuous output pulses on OCx pin 100 = Initialize OCx pin low, generate single output pulse on OCx pin 011 = Compare event toggles OCx pin 010 = Initialize OCx pin high, compare event forces OCx pin low 001 = Initialize OCx pin low, compare event forces OCx pin high								

查询dsPIC33FJ128MC506供应商 NOTES:

查询dsPIC33FJ128MC506供应商 16.0 MOTOR CONTROL PWM MODULE

Note: This data sheet summarizes the features of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 14. "Motor Control PWM" (DS70187) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

This module simplifies the task of generating multiple, synchronized Pulse-Width Modulated (PWM) outputs. In particular, the following power and motion control applications are supported by the PWM module:

- · 3-Phase AC Induction Motor
- Switched Reluctance (SR) Motor
- Brushless DC (BLDC) Motor
- Uninterruptible Power Supply (UPS)
- The PWM module has the following features:
- Eight PWM I/O pins with four duty cycle generators
- Up to 16-bit resolution


- 'On-the-fly' PWM frequency changes
- · Edge and Center-Aligned Output modes
- · Single Pulse Generation mode
- Interrupt support for asymmetrical updates in Center-Aligned mode
- Output override control for Electrically Commutative Motor (ECM) operation
- 'Special Event' comparator for scheduling other peripheral events
- Fault pins to optionally drive each of the PWM output pins to a defined state
- Duty cycle updates are configurable to be immediate or synchronized to the PWM time base

This module contains four duty cycle generators, numbered 1 through 4. The module has eight PWM output pins, numbered PWM1H/PWM1L through PWM4H/PWM4L. The eight I/O pins are grouped into high/low numbered pairs, denoted by the suffix H or L, respectively. For complementary loads, the low PWM pins are always the complement of the corresponding high I/O pin.

The PWM module allows several modes of operation which are beneficial for specific power control applications.

查询dsPIC33FJ128MC506供应商





查询dsPIC33FJ128MC506供应商 REGISTER 16-1: **PXTCON: PWM TIME BASE CONTROL REGISTER** R/W-0 U-0 R/W-0 U-0 U-0 U-0 U-0 U-0 PTEN PTSIDL _ ____ ____ ____ ____ ____ bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 PTOPS<3:0> PTCKPS<1:0> PTMOD<1:0> bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' '1' = Bit is set -n = Value at POR '0' = Bit is cleared x = Bit is unknown bit 15 PTEN: PWM Time Base Timer Enable bit 1 = PWM time base is on 0 = PWM time base is off bit 14 Unimplemented: Read as '0' bit 13 PTSIDL: PWM Time Base Stop in Idle Mode bit 1 = PWM time base halts in CPU Idle mode 0 = PWM time base runs in CPU Idle mode bit 12-8 Unimplemented: Read as '0' bit 7-4 PTOPS<3:0>: PWM Time Base Output Postscale Select bits 1111 = 1:16 postscale 0001 = 1:2 postscale 0000 = 1:1 postscale bit 3-2 PTCKPS<1:0>: PWM Time Base Input Clock Prescale Select bits 11 = PWM time base input clock period is 64 Tcy (1:64 prescale) 10 = PWM time base input clock period is 16 Tcy (1:16 prescale) 01 = PWM time base input clock period is 4 Tcy (1:4 prescale) 00 = PWM time base input clock period is Tcy (1:1 prescale) bit 1-0 PTMOD<1:0>: PWM Time Base Mode Select bits 11 = PWM time base operates in a Continuous Up/Down Count mode with interrupts for double **PWM updates** 10 = PWM time base operates in a Continuous Up/Down Count mode 01 = PWM time base operates in Single Pulse mode 00 = PWM time base operates in a Free-Running mode

查询dsPIC33FJ128MC506供应商

REGISTER 16-2: PxTMR: PWM TIMER COUNT VALUE REGISTER

R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTDIR				PTMR<14:8>	>		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTMF	<7:0>			
bit 7							bit 0
Legend:							

Logona			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 **PTDIR:** PWM Time Base Count Direction Status bit (read-only)

- 1 = PWM time base is counting down
- 0 = PWM time base is counting up

bit 14-0 PTMR <14:0>: PWM Time Base Register Count Value bits

REGISTER 16-3: PxTPER: PWM TIME BASE PERIOD REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
				PTPER<14:8	>			
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PTPE	R<7:0>				
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is clea	ared	x = Bit is unknown			

bit 15 Unimplemented: Read as '0'

bit 14-0 **PTPER<14:0>:** PWM Time Base Period Value bits

查询dsPIC33FJ128MC506供应商

REGISTER 16-4: PxSECMP: SPECIAL EVENT COMPARE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
SEVTDIR ⁽¹⁾			S	SEVTCMP<14:8	_{>} (2)			
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			SEVTCI	MP<7:0> ⁽²⁾				
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable bi	t	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is clea	ared	x = Bit is unknown			

bit 15 cial Event Trigger Time Base Direction bit

1 = A Special Event Trigger will occur when the PWM time base is counting downwards

0 = A Special Event Trigger will occur when the PWM time base is counting upwards

SEVTCMP<14:0>: Special Event Compare Value bits⁽²⁾ bit 14-0

Note 1: SEVTDIR is compared with PTDIR (PTMR<15>) to generate the Special Event Trigger.

2: SEVTCMP<14:0> is compared with PTMR<14:0> to generate the Special Event Trigger.

查询dsPIC33FJ128MC506供应商

REGISTER 16-5: PWMxCON1: PWM CONTROL REGISTER 1

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—	_	—	PMOD4	PMOD3	PMOD2	PMOD1	
bit 15							bit	
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
PEN4H ⁽¹⁾	PEN3H ⁽¹⁾	PEN2H ⁽¹⁾	PEN1H ⁽¹⁾	PEN4L ⁽¹⁾	PEN3L ⁽¹⁾	PEN2L ⁽¹⁾	PEN1L ⁽¹⁾	
bit 7							bit	
Logondi								
Legend:	o hit	\// - \//ritabla	hit	II – Unimplor	nonted hit read	aa 'O'		
R = Readable bitW = Writable bit-n = Value at POR'1' = Bit is set				U = Unimplemented bit, read as '0' '0' = Bit is cleared x = Bit is unknown				
II Value at		i Ditio oot		O DICIO DIC	area			
bit 15-12	Unimplemen	ted: Read as 'o)'					
bit 15-12 bit 11-8	•	ted: Read as 'd PWM I/O Pair						
	PMOD<4:1>: 1 = PWM I/O	PWM I/O Pair pin pair is in th	Mode bits e Independen					
	PMOD<4:1>: 1 = PWM I/O 0 = PWM I/O	PWM I/O Pair pin pair is in the pin pair is in the	Mode bits e Independen e Complemen	tary Output mo				
	PMOD<4:1>: 1 = PWM I/O 0 = PWM I/O	PWM I/O Pair pin pair is in th	Mode bits e Independen e Complemen	tary Output mo				
bit 11-8	PMOD<4:1>: 1 = PWM I/O 0 = PWM I/O PEN4H:PEN 1 = PWMxH p	PWM I/O Pair pin pair is in the pin pair is in the I H: PWMxH I/O in is enabled for	Mode bits e Independen e Complemen) Enable bits ⁽¹ or PWM outpu	tary Output mo) it	ode			
bit 11-8	PMOD<4:1>: 1 = PWM I/O 0 = PWM I/O PEN4H:PEN1 1 = PWMxH p 0 = PWMxH p	PWM I/O Pair pin pair is in the pin pair is in the I H: PWMxH I/O pin is enabled fo pin is disabled;	Mode bits e Independen e Complemen D Enable bits ⁽¹ or PWM outpu I/O pin becom	tary Output mo) it les general pu	ode			
bit 11-8	PMOD<4:1>: 1 = PWM I/O 0 = PWM I/O PEN4H:PEN1 1 = PWMxH p 0 = PWMxH p	PWM I/O Pair pin pair is in the pin pair is in the I H: PWMxH I/O in is enabled for	Mode bits e Independen e Complemen D Enable bits ⁽¹ or PWM outpu I/O pin becom	tary Output mo) it les general pu	ode			
bit 11-8 bit 7-4	PMOD<4:1>: 1 = PWM I/O 0 = PWM I/O PEN4H:PEN1 1 = PWMxH p 0 = PWMxH p PEN4L:PEN1 1 = PWMxL p	PWM I/O Pair pin pair is in the pin pair is in the I H: PWMxH I/O pin is enabled fo pin is disabled;	Mode bits e Independen e Complemen) Enable bits ⁽¹ or PWM outpu I/O pin becom Enable bits ⁽¹⁾ or PWM outpu	tary Output mo) it ies general pu t	ode rpose I/O			

Note 1: Reset condition of the PENxH and PENxL bits depends on the value of the PWMPIN Configuration bit in the FPOR Configuration register.

查询dsPIC33FJ128MC506供应商 REGISTER 16-6: **PWMxCON2: PWM CONTROL REGISTER 2** U-0 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 SEVOPS<3:0> ____ ____ _ ____ bit 15 bit 8 U-0 U-0 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 IUE OSYNC UDIS bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-12 Unimplemented: Read as '0' bit 11-8 SEVOPS<3:0>: PWM Special Event Trigger Output Postscale Select bits 1111 = 1:16 postscale 0001 = 1:2 postscale 0000 = 1:1 postscale bit 7-3 Unimplemented: Read as '0' bit 2 IUE: Immediate Update Enable bit 1 = Updates to the active PDC registers are immediate 0 = Updates to the active PDC registers are synchronized to the PWM time base bit 1 **OSYNC:** Output Override Synchronization bit 1 = Output overrides via the OVDCON register are synchronized to the PWM time base 0 = Output overrides via the OVDCON register occur on next TCY boundary bit 0 UDIS: PWM Update Disable bit 1 = Updates from Duty Cycle and Period Buffer registers are disabled 0 = Updates from Duty Cycle and Period Buffer registers are enabled

查询dsPIC33FJ128MC506供应商

REGISTER 16-7: PxDTCON1: DEAD-TIME CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
DTB	PS<1:0>			DTB	<5:0>			
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
DTAPS<1:0> DTA<5:0>								
bit 7							bit (
1								
-	Legend:		L :4					
R = Readable bit			W = Writable bit U = Unimplemented bit, m					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15-14		>: Dead-Time U	nit R Prescale	Select hits				
		eriod for Dead-						
		eriod for Dead-						
	<u> </u>							
	01 = Clock p	period for Dead-	Time Unit B is	2 TCY				
		eriod for Dead- eriod for Dead-						
bit 13-8	00 = Clock p		Time Unit B is	Тсү	me Unit B bits			
bit 13-8 bit 7-6	00 = Clock p DTB<5:0>: l	period for Dead-	Time Unit B is Dead-Time Val	Tcy ue for Dead-Ti	ne Unit B bits			
	00 = Clock p DTB<5:0>: 0 DTAPS<1:0	eriod for Dead- Jnsigned 6-bit E	Time Unit B is Dead-Time Val nit A Prescale	Tcy ue for Dead-Til Select bits	ne Unit B bits			
	00 = Clock p DTB<5:0>: 0 DTAPS<1:0 11 = Clock p	eriod for Dead-` Jnsigned 6-bit E >: Dead-Time U	Time Unit B is Dead-Time Val nit A Prescale Time Unit A is	Tcy ue for Dead-Tin Select bits 8 Tcy	me Unit B bits			
	00 = Clock p DTB<5:0>: 0 DTAPS<1:0 11 = Clock p 10 = Clock p	eriod for Dead- Jnsigned 6-bit E >: Dead-Time U period for Dead-	Time Unit B is Dead-Time Val nit A Prescale Time Unit A is Time Unit A is	TCY ue for Dead-Tin Select bits 8 TCY 4 TCY	me Unit B bits			
	00 = Clock p DTB<5:0>: 1 DTAPS<1:0 11 = Clock p 10 = Clock p 01 = Clock p	period for Dead- Jnsigned 6-bit E >: Dead-Time U period for Dead- period for Dead-	Time Unit B is Dead-Time Val nit A Prescale Time Unit A is Time Unit A is Time Unit A is	TCY ue for Dead-Tiu Select bits 8 TCY 4 TCY 2 TCY	ne Unit B bits			

查询dsPIC33FJ128MC506供应商

REGISTER 16-8: PxDTCON2: DEAD-TIME CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
_	_	_	_				_					
bit 15							bit					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
DTS4A	DTS4I	DTS3A	DTS3I	DTS2A	DTS2I	DTS1A	DTS1I					
bit 7							bit					
1												
Legend:	la hit		L:4		a antad bit raa							
R = Readab		W = Writable		•	mented bit, read							
-n = Value a	I POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	IOWN					
bit 15-8	Unimplemer	nted: Read as '	٥'									
bit 7	-			nal Going Activ	ve bit							
		DTS4A: Dead-Time Select for PWM4 Signal Going Active bit 1 = Dead time provided from Unit B										
		e provided from										
bit 6	DTS4I: Dead-Time Select for PWM4 Signal Going Inactive bit											
		 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A 										
		•										
bit 5		DTS3A: Dead-Time Select for PWM3 Signal Going Active bit 1 = Dead time provided from Unit B										
bit 4		 Dead time provided from Unit A DTS3I: Dead-Time Select for PWM3 Signal Going Inactive bit 										
		1 = Dead time provided from Unit B										
	0 = Dead time provided from Unit A											
bit 3	DTS2A: Dea	DTS2A: Dead-Time Select for PWM2 Signal Going Active bit										
	1 = Dead time provided from Unit B											
	0 = Dead time provided from Unit A											
bit 2		DTS2I: Dead-Time Select for PWM2 Signal Going Inactive bit										
		1 = Dead time provided from Unit B										
hit 1		 0 = Dead time provided from Unit A DTS1A: Dead-Time Select for PWM1 Signal Going Active bit 										
bit 1		e provided fron	•	nai Going Activ								
		e provided from										
bit 0		I-Time Select fo		al Going Inactiv	ve bit							
			•									
	1 = Dead tim	e provided fron	n Unit R									

查询dsPIC33FJ128MC506供应商 REGISTER 16-9: **PxFLTACON: FAULT A CONTROL REGISTER** R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 FAOV4H FAOV4L FAOV2H FAOV2L FAOV1H FAOV1L FAOV3H FAOV3L bit 15 bit 8 R/W-0 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 FAEN4 FAEN3 FLTAM FAEN2 FAEN1 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-8 FAOVxH<4:1>:FAOVxL<4:1>: Fault Input A PWM Override Value bits 1 = The PWM output pin is driven active on an external Fault input event 0 = The PWM output pin is driven inactive on an external Fault input event bit 7 FLTAM: Fault A Mode bit 1 = The Fault A input pin functions in the Cycle-by-Cycle mode 0 = The Fault A input pin latches all control pins to the states programmed in FLTACON<15:8> bit 6-4 Unimplemented: Read as '0' bit 3 FAEN4: Fault Input A Enable bit 1 = PWM4H/PWM4L pin pair is controlled by Fault Input A 0 = PWM4H/PWM4L pin pair is not controlled by Fault Input A bit 2 FAEN3: Fault Input A Enable bit 1 = PWM3H/PWM3L pin pair is controlled by Fault Input A 0 = PWM3H/PWM3L pin pair is not controlled by Fault Input A bit 1 FAEN2: Fault Input A Enable bit 1 = PWM2H/PWM2L pin pair is controlled by Fault Input A 0 = PWM2H/PWM2L pin pair is not controlled by Fault Input A bit 0 FAEN1: Fault Input A Enable bit 1 = PWM1H/PWM1L pin pair is controlled by Fault Input A 0 = PWM1H/PWM1L pin pair is not controlled by Fault Input A

	16-10: PxFLT						
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W
FBOV4H	FBOV4L	FBOV3H	FBOV3L	FBOV2H	FBOV2L	FBOV1H	FBO
bit 15							
R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W
FLTBM			_	FBEN4 ⁽¹⁾	FBEN3 ⁽¹⁾	FBEN2 ⁽¹⁾	FBEN
bit 7							
Legend:							
R = Readable	e bit	W = Writable I	bit	U = Unimpler	nented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 7		B input pin fun			mode ates programme	ed in FLTBCON	J<15:8>
bit 6-4		ted: Read as '					. 10.0
bit 3	-						
	FBEN4: Fault Input B Enable bit ⁽¹⁾ 1 = PWM4H/PWM4L pin pair is controlled by Fault Input B 0 = PWM4H/PWM4L pin pair is not controlled by Fault Input B						
	0 = PWM4H/I	PWM4L pin pai	r is not contro	lled by Fault In	iput B		
bit 2	FBEN3: Fault 1 = PWM3H/F	PWM4L pin pair Input B Enable PWM3L pin pair PWM3L pin pair	e bit ⁽¹⁾ r is controlled	by Fault Input	В		
bit 2 bit 1	FBEN3: Fault 1 = PWM3H/F 0 = PWM3H/F FBEN2: Fault 1 = PWM2H/F	Input B Enable PWM3L pin pair	e bit ⁽¹⁾ r is controlled r is not contro e bit ⁽¹⁾ r is controlled	by Fault Input illed by Fault In by Fault Input	B put B B		

Note 1: Fault A pin has priority over Fault B pin, if enabled.

查询dsPIC33FJ128MC506供应商

REGISTER 16-11: PXOVDCON: OVERRIDE CONTROL REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
POVD4H	POVD4L	POVD3H	POVD3L	POVD2H	POVD2L	POVD1H	POVD1L
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
POUT4H	POUT4L	POUT3H	POUT3L	POUT2H	POUT2L	POUT1H	POUT1L
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 POVDxH<4:1>:POVDxL<4:1>: PWM Output Override bits

1 = Output on PWMx I/O pin is controlled by the PWM generator

0 = Output on PWMx I/O pin is controlled by the value in the corresponding POUTxH:POUTxL bit

bit 7-0 POUTxH<4:1>:POUTxL<4:1>: PWM Manual Output bits

1 = PWMx I/O pin is driven active when the corresponding POVDxH:POVDxL bit is cleared

0 = PWMx I/O pin is driven inactive when the corresponding POVDxH:POVDxL bit is cleared

查询dsPIC33FJ128MC506供应商

REGISTER 16-12: PxDC1: PWM DUTY CYCLE REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	1<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	:1<7:0>			
bit 7							bit 0
Legend:							
R = Readable	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				ıd as '0'		
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-0 PDC1<15:0>: PWM Duty Cycle #1 Value bits

REGISTER 16-13: PxDC2: PWM DUTY CYCLE REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC2	2<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
10000	10000	10000		2<7:0>	1000 0	10000	10000
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimplemented bit		ad as '0'	
-n = Value at POR '		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unki	nown

bit 15-0 PDC2<15:0>: PWM Duty Cycle #2 Value bits

查询dsPIC33FJ128MC506供应商

REGISTER 16-14: PxDC3: PWM DUTY CYCLE REGISTER 3

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	3<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	3<7:0>			
bit 7							bit 0
Legend:							
•	R = Readable bit W = Writable bit		bit	U = Unimpler	mented bit, rea	id as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unki	nown	

bit 15-0 PDC3<15:0>: PWM Duty Cycle #3 Value bits

REGISTER 16-15: PxDC4: PWM DUTY CYCLE REGISTER 4

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC4	4<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	4<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimplem	ented bit, read	d as '0'	
-n = Value at POR (1' = Bit is set		'0' = Bit is cleared x = Bit is unknow			nown		

bit 15-0 PDC4<15:0>: PWM Duty Cycle #4 Value bits

查询dsPIC33FJ128MC506供应商

17.0 QUADRATURE ENCODER INTERFACE (QEI) MODULE

Note: This data sheet summarizes the features of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 15. "Quadrature Encoder Interface (QEI)" (DS70208) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

This section describes the Quadrature Encoder Interface (QEI) module and associated operational modes. The QEI module provides the interface to incremental encoders for obtaining mechanical position data. The operational features of the QEI include the following:

- Three input channels for two phase signals and an index pulse
- 16-bit up/down position counter
- Count direction status
- Position Measurement (x2 and x4) mode
- Programmable digital noise filters on inputs
- Alternate 16-bit Timer/Counter mode
- · Quadrature Encoder Interface interrupts

The QEI module's operating mode is determined by setting the appropriate bits, QEIM<2:0> (QEICON<10:8>). Figure 17-1 depicts the Quadrature Encoder Interface block diagram.




FIGURE 17-1: QUADRATURE ENCODER INTERFACE BLOCK DIAGRAM

查询dsPIC33FJ128MC506供应商 **QEIXCON: QEI CONTROL REGISTER** REGISTER 17-1: R/W-0 U-0 R/W-0 R-0 R/W-0 R/W-0 R/W-0 R/W-0 **CNTERR** ____ QEISIDL INDEX UPDN QEIM<2:0> bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 PCDOUT UPDN_SRC SWPAB TQGATE TQCKPS<1:0> POSRES TQCS bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 **CNTERR:** Count Error Status Flag bit 1 = Position count error has occurred 0 = No position count error has occurred (CNTERR flag only applies when QEIM<2:0> = '110' or '100') bit 14 Unimplemented: Read as '0' QEISIDL: Stop in Idle Mode bit bit 13 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode bit 12 INDEX: Index Pin State Status bit (Read-Only) 1 =Index pin is High 0 = Index pin is Low bit 11 **UPDN:** Position Counter Direction Status bit 1 = Position Counter direction is positive (+)0 = Position Counter direction is negative (-) (Read-only bit when QEIM<2:0> = '1XX') (Read/Write bit when QEIM<2:0> = '001') bit 10-8 QEIM<2:0>: Quadrature Encoder Interface Mode Select bits 111 = Quadrature Encoder Interface enabled (x4 mode) with position counter reset by match (MAXCNT) 110 = Quadrature Encoder Interface enabled (x4 mode) with Index Pulse reset of position counter 101 = Quadrature Encoder Interface enabled (x2 mode) with position counter reset by match (MAXCNT) 100 = Quadrature Encoder Interface enabled (x2 mode) with Index Pulse reset of position counter 011 = Unused (Module disabled) 010 = Unused (Module disabled) 001 = Starts 16-bit Timer 000 = Quadrature Encoder Interface/Timer off bit 7 SWPAB: Phase A and Phase B Input Swap Select bit 1 = Phase A and Phase B inputs swapped 0 = Phase A and Phase B inputs not swapped bit 6 PCDOUT: Position Counter Direction State Output Enable bit 1 = Position Counter direction status output enable (QEI logic controls state of I/O pin) 0 = Position Counter direction status output disabled (normal I/O pin operation) bit 5 **TQGATE:** Timer Gated Time Accumulation Enable bit 1 = Timer gated time accumulation enabled 0 = Timer gated time accumulation disabled

查询dsPIC33FJ1	28MC506供应商
REGISTER 17	7-1: QEIXCON: QEI CONTROL REGISTER (CONTINUED)
bit 4-3	TQCKPS<1:0>: Timer Input Clock Prescale Select bits
	11 = 1:256 prescale value
	10 = 1:64 prescale value
	01 = 1:8 prescale value
	00 = 1:1 prescale value
	(Prescaler utilized for 16-bit timer mode only)
bit 2	POSRES: Position Counter Reset Enable bit
	1 = Index Pulse resets Position Counter
	0 = Index Pulse does not reset Position Counter
	(Bit only applies when QEIM<2:0> = 100 or 110)
bit 1	TQCS: Timer Clock Source Select bit
	1 = External clock from pin QEA (on the rising edge)
	0 = Internal clock Tcy)
bit 0	UPDN_SRC: Position Counter Direction Selection Control bit 1 = QEB pin state defines Position Counter direction
	0 = Control/status bit UPDN (QEICON<11>) defines Position Counter (POSCNT) direction
	Note: When configured for QEI mode, control bit is a 'don't care'.

查询dsPIC33FJ128MC506供应商

REGISTER 17-2: DFLTxCON: DIGITAL FILTER CONTROL REGISTER

	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	_	—	IMV<	<1:0>	CEID
bit 15							bit 8
R/W-0		R/W-0		U-0	U-0	U-0	U-0
QEOUT bit 7		QECK<2:0>				—	 bit 0
Legend:							
R = Readabl	le bit	W = Writable b	oit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-11	Unimplement	ed: Read as '0	,				
	In 4X Quadrat IMV1 = F IMV0 = F In 2X Quadrat IMV1 = S	ure Count Mode Required state of Required state of ure Count Mode Selects phase in	e: of Phase B in of Phase A in e:	nput signal for r nput signal for r	OSxCNT register match on index match on index	pulse pulse	
	CEID: Count Error Interrupt Disable bit 1 = Interrupts due to count errors are disabled 0 = Interrupts due to count errors are enabled						
bit 8	1 = Interrupts	Error Interrupt D due to count er)isable bit rors are disa	ed Phase input bled	signal for match		
bit 8 bit 7	1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte	Error Interrupt D due to count er	Disable bit rors are disa rors are enal Pin Digital F ed	ed Phase input bled bled ilter Output En	signal for matcl		
	1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte 0 = Digital filte	Error Interrupt D due to count er due to count er x/QEBx/INDXx r outputs enabler outputs disab QEAx/QEBx/IN Clock Divide Clock Divide ock Divide ock Divide ock Divide ck Divide ck Divide	Disable bit rors are disa rors are enal Pin Digital F ed led (normal p	ed Phase input bled bled ilter Output En bin operation)	signal for matcl able bit		

查询dsPIC33FJ128MC506供应商 SERIAL PERIPHERAL 18.0

INTERFACE (SPI)

This data sheet summarizes the features Note: of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 18. "Serial Peripheral Interface (SPI)" (DS70206) in the "dsPIC33F Family Reference Manual", which is available the from Microchip web site (www.microchip.com)


The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, ADC, etc. The SPI module is compatible with SPI and SIOP from Motorola®.

Note: In this section, the SPI modules are referred to together as SPIx, or separately as SPI1 and SPI2. Special Function Registers will follow a similar notation. For example, SPIxCON refers to the control register for the SPI1 or SPI2 module.

Each SPI module consists of a 16-bit shift register, SPIxSR (where x = 1 or 2), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates various status conditions.

The serial interface consists of 4 pins: SDIx (serial data input), SDOx (serial data output), SCKx (shift clock input or output) and SSx (active-low slave select).

In Master mode operation, SCK is a clock output, but in Slave mode, it is a clock input.



SPI MODULE BLOCK DIAGRAM **FIGURE 18-1:**

查询dsPIC33FJ128MC506供应商

REGISTER 18-1: SPIXSTAT: SPIX STATUS AND CONTROL REGISTER

-		D 444 A								
R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
SPIEN		SPISIDL	_							
bit 15							bit 8			
U-0	R/C-0	U-0	U-0	U-0	U-0	R-0	R-0			
	SPIROV		_			SPITBF	SPIRBF			
bit 7							bit 0			
Legend:		C = Clearable	hit							
R = Readab	le hit	W = Writable		II – Unimplei	mented bit, read	d as 'O'				
-n = Value a		'1' = Bit is set	UIL	'0' = Bit is cle		x = Bit is unkr	0000			
	IFUR				aleu	X – DILIS UIKI	IUWII			
bit 15	SPIEN: SPIX	Enable bit								
			figures SCK	x. SDOx. SDIx	and SSx as ser	rial port pins				
	0 = Disables		9	, , _						
bit 14	Unimplemen	ted: Read as ')'							
bit 13	SPISIDL: Sto	p in Idle Mode	bit							
		ue module ope			lle mode					
		module operat		ode						
bit 12-7	-	ted: Read as '								
bit 6		ceive Overflow	U U	ad and diagons	lad The uper a	offwara haa nat	road the			
		A new byte/word is completely received and discarded. The user software has not read the previous data in the SPIxBUF register								
		low has occurre	•							
bit 5-2	Unimplemen	ted: Read as ')'							
bit 1	SPITBF: SPI	x Transmit Buff	er Full Status	bit						
		1 = Transmit not yet started; SPIxTXB is full								
		0 = Transmit started; SPIxTXB is empty								
		Automatically set in hardware when CPU writes SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxSR.								
bit 0	-	x Receive Buffe								
-	1 = Receive of	complete; SPIxI	RXB is full							
	0 = Receive i	s not complete;	SPIxRXB is							
					from SPIxSR to		'n			
	Automatically	cleared in narc	iware when (core reads SPD	KOUP IOCATION, I	reading SPIxRX	D.			

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W
	_	_	DISSCK	DISSDO	MODE16	SMP	CKE
bit 15							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W
SSEN ⁽³⁾	CKP	MSTEN	N/W-0	SPRE<2:0> ⁽²		-	<1:0> ⁽²⁾
bit 7	ÖN	MOTEN		01 NE 12.0			1.0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value at F		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12	1 = Internal S	able SCKx pin PI clock is disa PI clock is ena	bled; pin fund				
bit 11	1 = SDOx pin	able SDOx pin is not used by is controlled b	module; pin f	functions as I/C)		
bit 10	1 = Communi	ord/Byte Comm cation is word- cation is byte-v	wide (16 bits)				
bit 9	Master mode 1 = Input data 0 = Input data Slave mode:	ata Input Samp a sampled at er a sampled at m cleared when	nd of data out iddle of data o	output time			
bit 8		lock Edge Sele					
	1 = Serial out	put data chang	es on transiti		clock state to Id		
bit 7		Select Enable		de) ⁽³⁾			
		sed for Slave n ot used by mod		rolled by port fu	unction		
bit 6	CKP: Clock Polarity Select bit 1 = Idle state for clock is a high level; active state is a low level 0 = Idle state for clock is a low level; active state is a high level						
bit 5		ter Mode Enab ode		J			
	e CKE bit is no I modes (FRM		amed SPI mo	odes. The user	should progran	n this bit to 'o' f	or the Fra
	-	-	Secondary p	rescalers to a v	alue of 1:1.		
	in hit munt ha						

3: This bit must be cleared when FRMEN = 1.

查询dsPIC33FJ128MC506供应商 REGISTER 18-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

bit 4-2	SPRE<2:0>: Secondary Prescale bits (Master mode) ⁽²⁾ 111 = Secondary prescale 1:1 110 = Secondary prescale 2:1
	•
	•
	•
	000 = Secondary prescale 8:1
bit 1-0	PPRE<1:0>: Primary Prescale bits (Master mode) ⁽²⁾ 11 = Primary prescale 1:1 10 = Primary prescale 4:1 01 = Primary prescale 16:1

- 00 = Primary prescale 64:1
- **Note 1:** The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Framed SPI modes (FRMEN = 1).
 - 2: Do not set both the Primary and Secondary prescalers to a value of 1:1.
 - **3:** This bit must be cleared when FRMEN = 1.

REGISTER 18-	-3: SPIxC	ON2: SPIx CO	ONTROL F	REGISTER 2			
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-
FRMEN	SPIFSD	FRMPOL	_	—		—	
bit 15							
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-
	—	_	—	_		FRMDLY	_
bit 7							
Legend:							
R = Readable bi	it	W = Writable b	oit	U = Unimplei	mented bit, rea	d as '0'	
-n = Value at PC)R	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
	1 = Framed S	med SPIx Suppo SPIx support ena SPIx support dis	abled (SSx)	oin used as fran	ne sync pulse i	nput/output)	
bit 14	SPIFSD: Frai	me Sync Pulse I	Direction Co	ontrol bit			
		rnc pulse input (rnc pulse output	,				
bit 13	FRMPOL: Fra	ame Sync Pulse	e Polarity bit				
		nc pulse is activ nc pulse is activ					
bit 12-2	Unimplemen	ted: Read as 'o	3				
		ame Sync Pulse	Edge Seled	ct bit			
	FRIMULY: Fra						
bit 1	1 = Frame sy	nc pulse coincic nc pulse preced					

查询dsPIC33FJ128MC506供应商 NOTES:

查询dsPIC33FJ128MC506供应商 19.0 INTER-INTEGRATED CIRCUIT™ (I²C™)

This data sheet summarizes the features Note: of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 19. Circuit™ "Inter-Integrated (l²C[™])" (DS70195) in the "dsPIC33F Family Reference Manual", which is available the Microchip web from site (www.microchip.com).

The Inter-Integrated Circuit (I^2C) module, with its 16-bit interface, provides complete hardware support for both Slave and Multi-Master modes of the I^2C serial communication standard.

The dsPIC33FJXXXMCX06/X08/X10 devices have up to two I²C interface modules, denoted as I2C1 and I2C2. Each I²C module has a 2-pin interface: the SCLx pin is clock and the SDAx pin is data.

Each I^2C module 'x' (x = 1 or 2) offers the following key features:

- I²C interface supports both master and slave operation.
- I²C Slave mode supports 7- and 10-bit addresses.
- I²C Master mode supports 7- and 10-bit addresses.
- I²C Port allows bidirectional transfers between master and slaves.
- Serial clock synchronization for the I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control).
- I²C supports multi-master operation; it detects bus collision and will arbitrate accordingly.

19.1 Operating Modes

The hardware fully implements all the master and slave functions of the I^2C Standard and Fast mode specifications, as well as 7 and 10-bit addressing.

The I^2C module can operate either as a slave or a master on an I^2C bus.

The following types of I^2C operation are supported:

- I²C slave operation with 7-bit address
- I²C slave operation with 10-bit address
- I²C master operation with 7 or 10-bit address

For details about the communication sequence in each of these modes, please refer to the "*dsPIC30F Family Reference Manual*".

19.2 I²C Registers


I2CxCON and I2CxSTAT are control and status registers, respectively. The I2CxCON register is readable and writable. The lower six bits of I2CxSTAT are read-only. The remaining bits of the I2CSTAT are read/write.

I2CxRSR is the shift register used for shifting data, whereas I2CxRCV is the buffer register to which data bytes are written, or from which data bytes are read. I2CxRCV is the receive buffer. I2CxTRN is the transmit register to which bytes are written during a transmit operation.

The I2CxADD register holds the slave address. A status bit, ADD10, indicates 10-bit Address mode. The I2CxBRG acts as the Baud Rate Generator (BRG) reload value.

In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV and an interrupt pulse is generated.

查询dsPIC33FJ128MC506供应商 FIGURE 19-1: I²CIM BLOCK DIAGRAM (x = 1 OR 2)



查询dsPIC33FJ128MC506供应商

REGISTER 19-1: I2CxCON: I2Cx CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-1 HC	R/W-0	R/W-0	R/W-0	R/W-0							
I2CEN	—	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN							
bit 15							bit 8							
R/W-0	R/W-0	R/W-0	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC							
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN							
bit 7							bit 0							
Logondi			nantad hit raa	d aa '0'										
Legend: R = Readable	hit	W = Writable	nented bit, rea	HS = Set in h	ardwara	HC = Cleared	in hardwara							
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn								
	FUR				areu		OWIT							
bit 15	12CEN: 12Cx 1	Enable bit												
	1 = Enables th	ne I2Cx modul	e and configur	es the SDAx a	nd SCLx pins a	as serial port pin	IS							
	0 = Disables t	he I2Cx modu	le. All I ² C pins	are controlled	by port functio	ns								
bit 14	Unimplement	ted: Read as '	0'											
bit 13	I2CSIDL: Stop													
	1 = Discontinu 0 = Continue			evice enters ar	Idle mode									
bit 12		•		n operating as I	2C slave)									
	1 = Release S			operating as i	C slave)									
		0 = Hold SCLx clock low (clock stretch)												
		If STREN = 1: Bit is R/W (i.e., software may write '0' to initiate stretch and write '1' to release clock). Hardware clear												
							ardware clear							
	If STREN = 0:		ilssion. Hardwa	are clear at en	d of slave rece	ption.								
			only write '1'	to release cloc	k). Hardware c	lear at beginnin	q of slave							
	transmission.	, ,	- ,		,	5	0							
bit 11	IPMIEN: Intell	ligent Peripher	al Manageme	nt Interface (IP	MI) Enable bit		PMIEN: Intelligent Peripheral Management Interface (IPMI) Enable bit							
		a ia anahladi a												
			III addresses A	cknowledged										
1.11.40	0 = IPMI mode	e disabled		cknowledged										
bit 10	0 = IPMI mode A10M: 10-bit	e disabled Slave Address	s bit	knowledged										
bit 10	0 = IPMI mod A10M: 10-bit 1 = I2CxADD	e disabled	s bit ve address	Acknowledged										
bit 10 bit 9	0 = IPMI mod A10M: 10-bit 1 = I2CxADD	e disabled Slave Address is a 10-bit slav is a 7-bit slave	bit ve address address	kknowledged										
	0 = IPMI mode A10M: 10-bit 1 = I2CxADD 0 = I2CxADD	e disabled Slave Address is a 10-bit slav is a 7-bit slave able Slew Rate	bit ve address address Control bit	<pre>.cknowledged</pre>										
	 0 = IPMI mode A10M: 10-bit 1 = I2CxADD 0 = I2CxADD DISSLW: Disa 1 = Slew rate 0 = Slew rate 	e disabled Slave Address is a 10-bit slav is a 7-bit slave able Slew Rate control disable control enable	e bit ve address e address e Control bit ed od	cknowledged										
	 0 = IPMI mode A10M: 10-bit 1 = I2CxADD 0 = I2CxADD DISSLW: Disa 1 = Slew rate 0 = Slew rate SMEN: SMBu 	e disabled Slave Address is a 10-bit slave is a 7-bit slave able Slew Rate control disable control enable is Input Levels	e bit ve address e address e Control bit ed ed bit	Ţ										
bit 9	 0 = IPMI mode A10M: 10-bit 1 = I2CxADD 0 = I2CxADD DISSLW: Disa 1 = Slew rate 0 = Slew rate SMEN: SMBu 	e disabled Slave Address is a 10-bit slav is a 7-bit slave able Slew Rate control disable control enable is Input Levels D pin threshold	e bit ve address e address e Control bit ed od bit ls compliant w	cknowledged ith SMBus spe	cification									
bit 9	 0 = IPMI mode A10M: 10-bit 1 = I2CxADD 0 = I2CxADD DISSLW: Disa 1 = Slew rate 0 = Slew rate SMEN: SMBu 1 = Enable I/C 0 = Disable Si 	e disabled Slave Address is a 10-bit slav is a 7-bit slave able Slew Rate control disable control enable is Input Levels D pin threshold MBus input thr	e bit ve address e address e Control bit ed d bit ls compliant w resholds	Ţ										
bit 9 bit 8	 0 = IPMI mode A10M: 10-bit 1 = I2CxADD 0 = I2CxADD DISSLW: Disa 1 = Slew rate 0 = Slew rate SMEN: SMBut 1 = Enable I/C 0 = Disable Sit GCEN: Generation 1 = Enable in 	e disabled Slave Address is a 10-bit slav is a 7-bit slave able Slew Rate control disable control enable is Input Levels D pin threshold MBus input thr ral Call Enable terrupt when a	e bit ve address e address e Control bit ed bit s compliant w esholds e bit (when ope a general call a	ith SMBus spe	lave)	ĸRSR								
bit 9 bit 8	 0 = IPMI mode A10M: 10-bit 1 = I2CxADD 0 = I2CxADD DISSLW: Disa 1 = Slew rate 0 = Slew rate SMEN: SMBut 1 = Enable I/C 0 = Disable Si GCEN: Generation 1 = Enable in (module in (module in 1)) 	e disabled Slave Address is a 10-bit slav is a 7-bit slave able Slew Rate control disable control enable is Input Levels D pin threshold MBus input thr ral Call Enable terrupt when a s enabled for t	e bit ve address e address e Control bit ed bit s compliant w resholds e bit (when ope a general call a reception)	ith SMBus spe erating as I ² C s	lave)	xRSR								
bit 9 bit 8 bit 7	 0 = IPMI mode A10M: 10-bit 1 = I2CxADD 0 = I2CxADD DISSLW: Disa 1 = Slew rate 0 = Slew rate SMEN: SMBu 1 = Enable I/C 0 = Disable Si GCEN: General 1 = Enable in (module in 0 = General of 0) 	e disabled Slave Address is a 10-bit slav is a 7-bit slav able Slew Rate control disable control enable is Input Levels D pin threshold MBus input thr ral Call Enable terrupt when a s enabled for call address dis	e bit ve address e address e Control bit ed bit ls compliant w resholds e bit (when ope a general call a reception) sabled	ith SMBus spe erating as I ² C s address is rece	lave) ived in the I2C	xRSR								
bit 9 bit 8	 0 = IPMI mode A10M: 10-bit 1 = I2CxADD 0 = I2CxADD DISSLW: Disating 1 = Slew rate 0 = Slew rate SMEN: SMBut 1 = Enable I/C 0 = Disable Site GCEN: Generating 1 = Enable in (module in 0 = Generation) STREN: SCL2 	e disabled Slave Address is a 10-bit slav is a 7-bit slav able Slew Rate control disable control enable is Input Levels D pin threshold MBus input thr ral Call Enable terrupt when a s enabled for call address dis x Clock Stretch	bit e address e address e Control bit ed bit s compliant w resholds bit (when ope a general call a reception) sabled n Enable bit (w	ith SMBus spe erating as I ² C s	lave) ived in the I2C	ĸRSR								
bit 9 bit 8 bit 7	 0 = IPMI mode A10M: 10-bit 1 = I2CxADD 0 = I2CxADD DISSLW: Disa 1 = Slew rate 0 = Slew rate SMEN: SMBu 1 = Enable I/C 0 = Disable Si GCEN: General 1 = Enable in (module in 0 = General of 0) 	e disabled Slave Address is a 10-bit slav is a 7-bit slave able Slew Rate control disable control enable is Input Levels D pin threshold MBus input thr ral Call Enable terrupt when a s enabled for call address dis x Clock Stretch nction with SC	bit e address address control bit ed bit s compliant w resholds bit (when ope a general call a reception) sabled n Enable bit (w LREL bit.	ith SMBus spe erating as I ² C s address is rece hen operating	lave) ived in the I2C	ĸRSR								

查询dsPIC33FJ128MC506供应商 REGISTER 19-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master, applicable during master receive) Value that will be transmitted when the software initiates an Acknowledge sequence. 1 = Send NACK during Acknowledge 0 = Send ACK during Acknowledge
bit 4	ACKEN: Acknowledge Sequence Enable bit (when operating as I ² C master, applicable during master receive)
	 1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence 0 = Acknowledge sequence not in progress
bit 3	RCEN: Receive Enable bit (when operating as I^2C master)
	1 = Enables Receive mode for I^2C . Hardware clear at end of eighth bit of master receive data byte 0 = Receive sequence not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I ² C master)
	 1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence 0 = Stop condition not in progress
bit 1	RSEN: Repeated Start Condition Enable bit (when operating as I ² C master)
	 1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence
	0 = Repeated Start condition not in progress
bit 0	 SEN: Start Condition Enable bit (when operating as I²C master) 1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence 0 = Start condition not in progress

查询dsPIC33FJ128MC506供应商 REGISTER 19-2: **I2CxSTAT: I2Cx STATUS REGISTER** R-0 HSC R-0 HSC U-0 U-0 U-0 R/C-0 HS R-0 HSC R-0 HSC ACKSTAT TRSTAT BCL GCSTAT ADD10 ____ ____ ____ bit 15 bit 8 R/C-0 HS R/C-0 HS R-0 HSC R/C-0 HSC R/C-0 HSC R-0 HSC R-0 HSC R-0 HSC IWCOL I2COV Ρ TBF DA S RW RBF bit 7 bit 0 Legend: U = Unimplemented bit, read as '0' R = Readable bit W = Writable bit HS = Set in hardware HSC = Hardware set/cleared -n = Value at POR '0' = Bit is cleared x = Bit is unknown '1' = Bit is set bit 15 ACKSTAT: Acknowledge Status bit (when operating as I²C master, applicable to master transmit operation) 1 = NACK received from slave 0 = ACK received from slave Hardware set or clear at end of slave Acknowledge. bit 14 **TRSTAT:** Transmit Status bit (when operating as I²C master, applicable to master transmit operation) 1 = Master transmit is in progress (8 bits + ACK) 0 = Master transmit is not in progress Hardware set at beginning of master transmission. Hardware clear at end of slave Acknowledge. bit 13-11 Unimplemented: Read as '0' bit 10 BCL: Master Bus Collision Detect bit 1 = A bus collision has been detected during a master operation 0 = No collision Hardware set at detection of bus collision. bit 9 GCSTAT: General Call Status bit 1 = General call address was received 0 = General call address was not received Hardware set when address matches general call address. Hardware clear at Stop detection. bit 8 ADD10: 10-Bit Address Status bit 1 = 10-bit address was matched 0 = 10-bit address was not matched Hardware set at match of 2nd byte of matched 10-bit address. Hardware clear at Stop detection. bit 7 IWCOL: Write Collision Detect bit 1 = An attempt to write the I2CxTRN register failed because the $I^{2}C$ module is busy 0 = No collision Hardware set at occurrence of write to I2CxTRN while busy (cleared by software). bit 6 I2COV: Receive Overflow Flag bit 1 = A byte was received while the I2CxRCV register is still holding the previous byte 0 = No overflow Hardware set at attempt to transfer I2CxRSR to I2CxRCV (cleared by software). **D** A: Data/Address bit (when operating as I²C slave) bit 5 1 = Indicates that the last byte received was data 0 = Indicates that the last byte received was device address Hardware clear at device address match. Hardware set by reception of slave byte. bit 4 P: Stop bit 1 = Indicates that a Stop bit has been detected last 0 = Stop bit was not detected last Hardware set or clear when Start, Repeated Start or Stop detected.

查询dsPIC33FJ128MC506供应商 REGISTER 19-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 3	S: Start bit
	1 = Indicates that a Start (or Repeated Start) bit has been detected last
	0 = Start bit was not detected last
	Hardware set or clear when Start, Repeated Start or Stop detected.
bit 2	R_W: Read/Write Information bit (when operating as I ² C slave)
	1 = Read – indicates data transfer is output from slave
	0 = Write – indicates data transfer is input to slave
	Hardware set or clear after reception of I ² C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	1 = Receive complete; I2CxRCV is full
	0 = Receive not complete; I2CxRCV is empty
	Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	1 = Transmit in progress, I2CxTRN is full
	0 = Transmit complete, I2CxTRN is empty
	Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

查询dsPIC33FJ128MC506供应商

REGISTER 19-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
—	_	—	_	_	—	AMSK9	AMSK8	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0	
bit 7					•	bit 0		
Legend:								
R = Readable bit		W = Writable bit		U = Unimplemented bit_read as '0'				

			u u u u u u u u u u u u u u u u u u u
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9-0

AMSKx: Mask for Address bit x Select bit

1 = Enable masking for bit x of incoming message address; bit match not required in this position

0 = Disable masking for bit x; bit match required in this position

查询dsPIC33FJ128MC506供应商 NOTES:

查询26.01C33NIVERSAL体系不同CHRONOUS RECEIVER TRANSMITTER (UART)

Note: This data sheet summarizes the features of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 17. "UART" (DS70188) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the dsPIC33FJXXXMCX06/X08/X10 device family. The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins and also includes an IrDA[®] encoder and decoder.

The primary features of the UART module are:


- Full-Duplex, 8-bit or 9-bit Data Transmission through the UxTX and UxRX pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or Two Stop bits

- Hardware Flow Control Option with UxCTS and UxRTS pins
- Fully Integrated Baud Rate Generator with 16-bit Prescaler
- Baud rates ranging from 1 Mbps to 15 bps at 16x mode at 40 MIPS
- Baud rates ranging from 4 Mbps to 61 bps at 4x mode at 40 MIPS
- 4-deep First-In-First-Out (FIFO) Transmit Data Buffer
- · 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- · Transmit and Receive Interrupts
- · A Separate Interrupt for all UART Error Conditions
- · Loopback mode for Diagnostic Support
- Support for Sync and Break Characters
- Supports Automatic Baud Rate Detection
- IrDA[®] Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA[®] Support

A simplified block diagram of the UART is shown in Figure 20-1. The UART module consists of the key important hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

FIGURE 20-1: UART SIMPLIFIED BLOCK DIAGRAM



- **Note 1:** Both UART1 and UART2 can trigger a DMA data transfer. If U1TX, U1RX, U2TX or U2RX is selected as a DMA IRQ source, a DMA transfer occurs when the U1TXIF, U1RXIF, U2TXIF or U2RXIF bit gets set as a result of a UART1 or UART2 transmission or reception.
 - 2: If DMA transfers are required, the UART TX/RX FIFO buffer must be set to a size of 1 byte/word (i.e., UTXISEL<1:0> = 00 and URXISEL<1:0> = 00).

查询dsPIC33FJ128MC506供应商

REGISTER 20-1: UXMODE: UARTX MODE REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	
UARTEN ⁽¹⁾	—	USIDL	IREN ⁽²⁾	RTSMD	—	UEN	<1:0>	
bit 15							bit 8	
R/W-0 HC	R/W-0	R/W-0 HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL		STSEL	
bit 7	EI BROR	/ B/ OD	UIVIIII	ыкоп	T DOLL	- 11.02	bit 0	
Laward								
Legend:	L :1	HC = Hardwa				(0)		
R = Readable		W = Writable			mented bit, read			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15	UARTEN: UA	RTx Enable bi	_t (1)					
5.0	1 = UARTx is enabled; all UARTx pins are controlled by UARTx as defined by UEN<1:0>							
	 0 = UARTx is disabled; all UARTx pins are controlled by port latches; UARTx power consumption minimal 							
bit 14	Unimplemen	ted: Read as '	0'					
bit 13	USIDL: Stop in Idle Mode bit							
	1 = Discontin	ue module ope	eration when o		dle mode			
bit 12	 continue module operation in Idle mode IREN: IrDA[®] Encoder and Decoder Enable bit⁽²⁾ 							
	$1 = IrDA^{\text{®}}$ encoder and becoder enabled							
		coder and dec						
bit 11	RTSMD: Mode Selection for UxRTS Pin bit							
		in in Simplex n in in Flow Con						
bit 10	Unimplemented: Read as '0'							
bit 9-8	UEN<1:0>: UARTx Enable bits							
	11 = UxTX, UxRX and BCLK pins are enabled and used; UxCTS pin controlled by port latches 10 = UxTX, UxRX, UxCTS and UxRTS pins are enabled and used							
	01 = UxTX, UxRX and UxRTS pins are enabled and used; UxCTS pin controlled by port latches							
	00 = UxTX and UxRX pins are enabled and used; and UxRTS/BCLK pins controlled by port latches							
bit 7	WAKE: Wake-up on Start bit Detect During Sleep Mode Enable bit							
	1 = UARTx will continue to sample the UxRX pin; interrupt generated on falling edge; bit cleared							
	in hardware on following rising edge 0 = No wake-up enabled							
hit G		-	Mada Salaat	hit.				
bit 6	LPBACK: UARTx Loopback Mode Select bit 1 = Enable Loopback mode							
		k mode is disat						
bit 5	ABAUD: Auto-Baud Enable bit							
	1 = Enable baud rate measurement on the next character – requires reception of a Sync field (0x55)							
	before other data; cleared in hardware upon completion 0 = Baud rate measurement disabled or completed							
					Family Referenc	e <i>Manual"</i> for i	nformation on	
	abling the UAR			-				
7 . Th	No tooturo lo op	w available for		mode (RP(2H)	= 0)			

2: This feature is only available for the 16x BRG mode (BRGH = 0).

查询dsPIC33FJ128MC506供应商 REGISTER 20-1: UXMODE: UARTX MODE REGISTER (CONTINUED) bit 4 **URXINV:** Receive Polarity Inversion bit 1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1' bit 3 BRGH: High Baud Rate Enable bit 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode) 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode) bit 2-1 PDSEL<1:0>: Parity and Data Selection bits 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity bit 0 STSEL: Stop Bit Selection bit 1 = Two Stop bits 0 = One Stop bit

- **Note 1:** Refer to **Section 17. "UART"** (DS70188) in the *"dsPIC33F Family Reference Manual"* for information on enabling the UART module for receive or transmit operation.
 - **2:** This feature is only available for the 16x BRG mode (BRGH = 0).

查询dsPIC33FJ128MC506供应商 REGISTER 20-2: **UxSTA: UARTX STATUS AND CONTROL REGISTER** R/W-0 R/W-0 R/W-0 U-0 **R/W-0 HC** R/W-0 R-0 R-1 UTXEN⁽¹⁾ UTXBF UTXISEL1 UTXINV UTXISEL0 UTXBRK TRMT ____ bit 15 bit 8 R/W-0 R/W-0 R/W-0 R-1 R-0 R-0 R/C-0 R-0 RIDLE PERR FERR URXDA URXISEL<1:0> ADDEN OERR bit 7 bit 0 Legend: HC = Hardware cleared R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15,13 UTXISEL<1:0>: Transmission Interrupt Mode Selection bits 11 = Reserved; do not use 10 = Interrupt when a character is transferred to the Transmit Shift Register, and as a result, the transmit buffer becomes empty 01 = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed 00 = Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer) bit 14 UTXINV: Transmit Polarity Inversion bit If IREN = 0: 1 = UxTX Idle state is '0' 0 = UxTX Idle state is '1' If IREN = 1: 1 = IrDA[®] encoded UxTX Idle state is '1' 0 = IrDA[®] encoded UxTX Idle state is '0' bit 12 Unimplemented: Read as '0' bit 11 UTXBRK: Transmit Break bit 1 = Send Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion 0 = Sync Break transmission disabled or completed bit 10 UTXEN: Transmit Enable bit⁽¹⁾ 1 = Transmit enabled, UxTX pin controlled by UARTx 0 = Transmit disabled, any pending transmission is aborted and buffer is reset. UxTX pin controlled by port. bit 9 UTXBF: Transmit Buffer Full Status bit (read-only) 1 = Transmit buffer is full 0 = Transmit buffer is not full, at least one more character can be written bit 8 TRMT: Transmit Shift Register Empty bit (read-only) 1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed) 0 = Transmit Shift Register is not empty, a transmission is in progress or queued bit 7-6 URXISEL<1:0>: Receive Interrupt Mode Selection bits 11 = Interrupt is set on UxRSR transfer making the receive buffer full (i.e., has 4 data characters)

- 11 = Interrupt is set on UxRSR transfer making the receive buffer dur (i.e., has 4 data characters)
 10 = Interrupt is set on UxRSR transfer making the receive buffer 3/4 full (i.e., has 3 data characters)
 0x = Interrupt is set when any character is received and transferred from the UxRSR to the receive buffer. Receive buffer has one or more characters.
- **Note 1:** Refer to **Section 17. "UART"** (DS70188) in the *"dsPIC33F Family Reference Manual"* for information on enabling the UART module for transmit operation.

查询dsPIC33FJ	128MC506供应商
	0-2: UXSTA: UARTX STATUS AND CONTROL REGISTER (CONTINUED)
bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	 1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect 0 = Address Detect mode disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	 1 = Receiver is Idle 0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	 1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (read/clear only)
	1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed. Clearing a previously set OERR bit ($1 \rightarrow 0$ transition) will reset the maximum buffer and the Lupper to the same buffer.
	the receiver buffer and the UxRSR to the empty state
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	 Receive buffer has data, at least one more character can be read Receive buffer is empty

Note 1: Refer to **Section 17. "UART"** (DS70188) in the *"dsPIC33F Family Reference Manual"* for information on enabling the UART module for transmit operation.

查询dsPIC33FJ128MC506供应商 NOTES:

查询dsPIC33FJ128MC506供应商 21.0 ENHANCED CAN (ECAN™) MODULE

Note: This data sheet summarizes the features of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 21. "Enhanced Controller Area Network (ECAN™)" (DS70185) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

21.1 Overview

The Enhanced Controller Area Network (ECAN[™]) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments. The dsPIC33FJXXXMCX06/X08/X10 devices contain up to two ECAN modules.

The CAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH specification. The module will support CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader may refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- Standard and extended data frames
- 0-8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- Automatic response to remote transmission requests
- Up to eight transmit buffers with application specified prioritization and abort capability (each buffer may contain up to 8 bytes of data)
- Up to 32 receive buffers (each buffer may contain up to 8 bytes of data)
- Up to 16 full (standard/extended identifier) acceptance filters
- · Three full acceptance filter masks
- DeviceNet[™] addressing support
- Programmable wake-up functionality with integrated low-pass filter
- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- Programmable clock source

- Programmable link to input capture module (IC2 for both CAN1 and CAN2) for time-stamping and network synchronization
- · Low-power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

21.2 Frame Types

The CAN module transmits various types of frames which include data messages, or remote transmission requests initiated by the user, as other frames that are automatically generated for control purposes. The following frame types are supported:

· Standard Data Frame:

A standard data frame is generated by a node when the node wishes to transmit data. It includes an 11-bit Standard Identifier (SID), but not an 18-bit Extended Identifier (EID).

· Extended Data Frame:

An extended data frame is similar to a standard data frame, but includes an extended identifier as well.

• Remote Frame:

It is possible for a destination node to request the data from the source. For this purpose, the destination node sends a remote frame with an identifier that matches the identifier of the required data frame. The appropriate data source node will then send a data frame as a response to this remote request.

• Error Frame:

An error frame is generated by any node that detects a bus error. An error frame consists of two fields: an error flag field and an error delimiter field.

· Overload Frame:


An overload frame can be generated by a node as a result of two conditions. First, the node detects a dominant bit during interframe space which is an illegal condition. Second, due to internal conditions, the node is not yet able to start reception of the next message. A node may generate a maximum of 2 sequential overload frames to delay the start of the next message.

• Interframe Space:

Interframe space separates a proceeding frame (of whatever type) from a following data or remote frame.

查询dsPIC33FJ128MC506供应商

FIGURE 21-1: ECAN[™] MODULE BLOCK DIAGRAM



查询dsPIC33FJ128MC506供应商

21.3 Modes of Operation

The CAN module can operate in one of several operation modes selected by the user. These modes include:

- Initialization Mode
- Disable Mode
- Normal Operation Mode
- Listen Only Mode
- Listen All Messages Mode
- Loopback Mode

Modes are requested by setting the REQOP<2:0> bits (CiCTRL1<10:8>). Entry into a mode is Acknowledged by monitoring the OPMODE<2:0> bits (CiCTRL1<7:5>). The module will not change the mode and the OPMODE bits until a change in mode is acceptable, generally during bus Idle time, which is defined as at least 11 consecutive recessive bits.

21.3.1 INITIALIZATION MODE

In the Initialization mode, the module will not transmit or receive. The error counters are cleared and the interrupt flags remain unchanged. The programmer will have access to Configuration registers that are access restricted in other modes. The module will protect the user from accidentally violating the CAN protocol through programming errors. All registers which control the configuration of the module can not be modified while the module is on-line. The CAN module will not be allowed to enter the Configuration mode while a transmission is taking place. The Configuration mode serves as a lock to protect the following registers:

- All Module Control Registers
- Baud Rate and Interrupt Configuration Registers
- Bus Timing Registers
- Identifier Acceptance Filter Registers
- Identifier Acceptance Mask Registers

21.3.2 DISABLE MODE

In Disable mode, the module will not transmit or receive. The module has the ability to set the WAKIF bit due to bus activity, however, any pending interrupts will remain and the error counters will retain their value.

If the REQOP<2:0> bits (CiCTRL1<10:8>) = 001, the module will enter the Module Disable mode. If the module is active, the module will wait for 11 recessive bits on the CAN bus, detect that condition as an Idle bus, then accept the module disable command. When the OPMODE<2:0> bits (CiCTRL1<7:5>) = 001, that indicates whether the module successfully went into Module Disable mode. The I/O pins will revert to normal I/O function when the module is in the Module Disable mode.

The module can be programmed to apply a low-pass filter function to the CiRX input line while the module or the CPU is in Sleep mode. The WAKFIL bit (CiCFG2<14>) enables or disables the filter.

Note: Typically, if the CAN module is allowed to transmit in a particular mode of operation and a transmission is requested immediately after the CAN module has been placed in that mode of operation, the module waits for 11 consecutive recessive bits on the bus before starting transmission. If the user switches to Disable mode within this 11-bit period, then this transmission is aborted and the corresponding TXABT bit is set and TXREQ bit is cleared.

21.3.3 NORMAL OPERATION MODE

Normal Operation mode is selected when REQOP<2:0> = 000. In this mode, the module is activated and the I/O pins will assume the CAN bus functions. The module will transmit and receive CAN bus messages via the CiTX and CiRX pins.

21.3.4 LISTEN ONLY MODE

If the Listen Only mode is activated, the module on the CAN bus is passive. The transmitter buffers revert to the port I/O function. The receive pins remain inputs. For the receiver, no error flags or Acknowledge signals are sent. The error counters are deactivated in this state. The Listen Only mode can be used for detecting the baud rate on the CAN bus. To use this, it is necessary that there are at least two further nodes that communicate with each other.

21.3.5 LISTEN ALL MESSAGES MODE

The module can be set to ignore all errors and receive any message. The Listen All Messages mode is activated by setting REQOP<2:0> = '111'. In this mode, the data which is in the message assembly buffer, until the time an error occurred, is copied in the receive buffer and can be read via the CPU interface.

21.3.6 LOOPBACK MODE

If the Loopback mode is activated, the module will connect the internal transmit signal to the internal receive signal at the module boundary. The transmit and receive pins revert to their port I/O function.

查询dsPIC33FJ128MC506供应商

REGISTER 21-1: CiCTRL1: ECAN™ CONTROL REGISTER 1

	U-0	R/W-0	R/W-0	r-0	R/W-1	R/W-0	R/W-0				
—	—	CSIDL	ABAT	—		REQOP<2:0>					
bit 15							bit 8				
R-1	R-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0				
	OPMODE<2:0>	•		CANCAP	—	_	WIN				
bit 7							bit 0				
Legend:		r = Bit is Rese	erved								
R = Readable	e bit	W = Writable		U = Unimpler	nented bit, rea	d as '0'					
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown				
		1 Dit lo oot									
bit 15-14	Unimplement	ted: Read as '	0'								
bit 13	-										
-	CSIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode										
	0 = Continue module operation in Idle mode										
bit 12	ABAT: Abort All Pending Transmissions bit										
	Signal all tran	Signal all transmit buffers to abort transmission. Module will clear this bit when all transmissions									
oit 11	Reserved: Do	o no use									
bit 10-8	000 = Set Not 001 = Set Dis 010 = Set Loc 011 = Set List 100 = Set Cot 101 = Reserv 110 = Reserv	opback mode ten Only Mode nfiguration mo red – do not us red – do not us	n mode de e e	DITS							
bit 7-5	111 = Set Listen All Messages mode OPMODE<2:0>: Operation Mode bits										
	000 = Module 001 = Module 010 = Module 011 = Module 100 = Module 101 = Reserv 110 = Reserv	e is in Normal (e is in Disable i e is in Loopbac e is in Listen O e is in Configur ed	Dperation moo node k mode nly mode ation mode								
bit 4	Unimplement	ted: Read as '	0'								
bit 3	CANCAP: C/	AN Message F put capture ba	Receive Timer	Capture Event nessage receiv							
bit 2-1	Unimplement	ted: Read as '	0'								
bit 0	WIN: SFR M	an Window Se	lect hit								
	WIN: SFR Map Window Select bit 1 = Use filter window 0 = Use buffer window										

查询dsPIC33FJ128MC506供应商

REGISTER 21-2: CiCTRL2: ECAN™ CONTROL REGISTER 2

-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown			
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'	R-0 bit 0		
Legend:									
bit 7							bit (
_	_	— DNCNT<				:0>			
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0		
bit 15							bit 8		
—	—	—	_	—		—	—		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		

bit 15-5 Unimplemented: Read as '0'

bit 4-0

DNCNT<4:0>: DeviceNet[™] Filter Bit Number bits

10010-11111 = Invalid selection

10001 = Compare up to data byte 3, bit 6 with EID<17>

.... 00001 = Compare up to data byte 1, bit 7 with EID<0> 00000 = Do not compare data bytes

查询dsPIC33FJ128MC506供应商 REGISTER 21-3: CIVEC: ECAN™ INTERRUPT CODE REGISTER U-0 U-0 U-0 R-0 R-0 R-0 R-0 R-0 FILHIT<4:0> ____ ____ ____ bit 8 bit 15 U-0 R-1 R-0 R-0 R-0 R-0 R-0 R-0 ICODE<6:0> bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-13 Unimplemented: Read as '0' bit 12-8 FILHIT<4:0>: Filter Hit Number bits 10000-11111 = Reserved 01111 = Filter 15 00001 = Filter 1 00000 = Filter 0 bit 7 Unimplemented: Read as '0' ICODE<6:0>: Interrupt Flag Code bits bit 6-0 1000101-1111111 = Reserved 1000100 = FIFO almost full interrupt 1000011 = Receiver overflow interrupt 1000010 = Wake-up interrupt 1000001 = Error interrupt 1000000 = No interrupt 0010000-0111111 = Reserved 0001111 = RB15 buffer Interrupt 0001001 = RB9 buffer interrupt 0001000 = RB8 buffer interrupt 0000111 = TRB7 buffer interrupt 0000110 = TRB6 buffer interrupt 0000101 = TRB5 buffer interrupt 0000100 = TRB4 buffer interrupt 0000011 = TRB3 buffer interrupt 0000010 = TRB2 buffer interrupt 0000001 = TRB1 buffer interrupt 0000000 = TRB0 Buffer interrupt

		R/W-0	U-0	U-0	U-0	U-0	U-(
DMABS<2:0			—		_		_							
bit 15														
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W							
	_	_			FSA<4:0>									
bit 7		÷												
Legend:														
R = Readable bit V		W = Writable	bit	U = Unimplemented bit, read as '0'										
-n = Value at POR		'1' = Bit is set	t '0' = Bit is cleared		eared	x = Bit is unknown								
bit 15-13	DMABS<2:0>: DMA Buffer Size bits													
	101 = 24 buf 100 = 16 buf 011 = 12 buf 010 = 8 buffe 001 = 6 buffe	ved fers in DMA RA fers in DMA RA fers in DMA RA fers in DMA RAM ers in DMA RAM ers in DMA RAM	M M M 1											
bit 12-5	Unimplemer	nted: Read as 'o	0'											
bit 4-0	11111 = RB 3	31 buffer	s with Buffer I	pits			FSA<4:0>: FIFO Area Starts with Buffer bits 11111 = RB31 buffer 11110 = RB30 buffer							

查询dsPIC	33FJ128MC50	06供应商							
REGISTER	21-5: CiFIF	O: ECAN™ FIF	O STATU	IS REGISTER					
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0		
_	_			FBP	<5:0>				
bit 15							bit 8		
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0		
—	—		FNRB<5:0>						
bit 7							bit (
Legend:									
		W = Writable bi	t	U = Unimplem					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15-14	•	nted: Read as '0'							
bit 13-8		FBP<5:0>: FIFO Write Buffer Pointer bits							
	011111 = R								
	011110 = R	D30 Dullei							
	000001 = T	RB1 buffer							
	000000 = T	RB0 buffer							
bit 7-6	Unimpleme	nted: Read as '0'							
bit 5-0	FNRB<5:0>	: FIFO Next Read	Buffer Poi	nter bits					
	011111 = R								
	011110 = R	B30 buffer							
	 000001 = T	RB1 buffer							
	000000 = T								

查询dsPIC33FJ128MC506供应商

REGISTER 21-6: CIINTF: ECAN™ INTERRUPT FLAG REGISTER

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
_	_	TXBO	TXBP	RXBP	TXWAR	RXWAR	EWARN
bit 15							bit 8

R/C-0	R/C-0	R/C-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0
IVRIF	WAKIF	ERRIF	—	FIFOIF	RBOVIF	RBIF	TBIF
bit 7							bit 0

Legend:	C = Clear only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	TXBO: Transmitter in Error State Bus Off bit
bit 12	TXBP: Transmitter in Error State Bus Passive bit
bit 11	RXBP: Receiver in Error State Bus Passive bit
bit 10	TXWAR: Transmitter in Error State Warning bit
bit 9	RXWAR: Receiver in Error State Warning bit
bit 8	EWARN: Transmitter or Receiver in Error State Warning bit
bit 7	IVRIF: Invalid Message Received Interrupt Flag bit
bit 6	WAKIF: Bus Wake-up Activity Interrupt Flag bit
bit 5	ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register)
bit 4	Unimplemented: Read as '0'
bit 3	FIFOIF: FIFO Almost Full Interrupt Flag bit
bit 2	RBOVIF: RX Buffer Overflow Interrupt Flag bit
bit 1	RBIF: RX Buffer Interrupt Flag bit
bit 0	TBIF: TX Buffer Interrupt Flag bit

查询dsPIC33FJ128MC506供应商

REGISTER 21-7: CIINTE: ECAN[™] INTERRUPT ENABLE REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	_	—	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
IVRIE	WAKIE	ERRIE	_	FIFOIE	RBOVIE	RBIE	TBIE
bit 7							bit 0
Legend:							

Legena.						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-8 Unimplemented: Read as '0'

- bit 7 IVRIE: Invalid Message Received Interrupt Enable bit
- bit 6 WAKIE: Bus Wake-up Activity Interrupt Flag bit
- bit 5 **ERRIE:** Error Interrupt Enable bit
- bit 4 Unimplemented: Read as '0'
- bit 3 FIFOIE: FIFO Almost Full Interrupt Enable bit
- bit 2 RBOVIE: RX Buffer Overflow Interrupt Enable bit
- bit 1 **RBIE:** RX Buffer Interrupt Enable bit
- bit 0 TBIE: TX Buffer Interrupt Enable bit

查询dsPIC33FJ128MC506供应商

REGISTER 21-8: CIEC: ECAN™ TRANSMIT/RECEIVE ERROR COUNT REGISTER

-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unk			own	
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'				
Legend:								
bit 7							bit (
			RERR	CNT<7:0>				
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
bit 15							bit 8	
			TERR	CNT<7:0>				
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	

bit 15-8 **TERRCNT<7:0>:** Transmit Error Count bits

bit 7-0 RERRCNT<7:0>: Receive Error Count bits

查询dsPIC33FJ128MC506供应商

REGISTER 21-9: CiCFG1: ECAN[™] BAUD RATE CONFIGURATION REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
	—	—	—	—		_				
bit 15							bit 8			
					-		D 444 A			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	W<1:0>			BRF	P<5:0>					
bit 7							bit 0			
Legend:										
R = Readab	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'						
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	iown				
bit 15-8	Unimplemen	ted: Read as '	0'							
bit 7-6	SJW<1:0>: S	SJW<1:0>: Synchronization Jump Width bits								
		11 = Length is 4 x TQ								
	10 = Length i									
	01 = Length i 00 = Length i									
bit 5-0	•	Baud Rate Pres	calor hits							
bit 0 0		$Q = 2 \times 64 \times 1/$								
	•		0,							
	•									
	•									
	00 0010 = T	q = 2 x 3 x 1/F	CAN							
	00 0001 = T	ⁱ q = 2 x 2 x 1/F	CAN							
	00 0000 = T	`q = 2 x 1 x 1/F	CAN							

查询dsPIC33FJ128MC506供应商

REGISTER 21-10: CiCFG2: ECAN™ BAUD RATE CONFIGURATION REGISTER 2

U-0	R/W-x	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x			
_	WAKFIL	—	_	—		SEG2PH<2:0>				
bit 15		·					bit			
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
SEG2PHTS	SAM	9	SEG1PH<2:0	>		PRSEG<2:0>				
bit 7							bit			
Legend:										
R = Readable	bit	W = Writable	oit	U = Unimpler	nented bit, read	d as '0'				
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown			
bit 15	Unimplemen	ted: Read as 'o)'							
bit 14	WAKFIL: Sel	ect CAN bus Li	ne Filter for V	Vake-up bit						
	1 = Use CAN	CAN bus line filter for wake-up								
	0 = CAN bus	line filter is not	used for wak	e-up						
bit 13-11	Unimplemen	ted: Read as 'd)'							
bit 10-8	SEG2PH<2:0	>: Phase Buffe	r Segment 2	bits						
	111 = Length is 8 x TQ 000 = Length is 1 x TQ									
	0									
bit 7		Phase Segmer	it 2 Time Sele	ect bit						
	 Freely programmable Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater 									
bit 6		e of the CAN bu		ion Processing	i iiiie (if i), wi	licitevel is grea	lei			
				comple point						
	 Bus line is sampled three times at the sample point Bus line is sampled once at the sample point 									
bit 5-3		-	-	-						
	SEG1PH<2:0>: Phase Buffer Segment 1 bits 111 = Length is 8 x TQ									
	000 = Length is 1 x TQ									
bit 2-0	PRSEG<2:0>	Propagation	Time Segmen	t bits						
	111 = Length	PRSEG<2:0>: Propagation Time Segment bits 111 = Length is 8 x Tq								

查询dsPIC33FJ128MC506供应商

REGISTER 21-11: CIFEN1: ECAN[™] ACCEPTANCE FILTER ENABLE REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8
bit 15							bit 8

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0
bit 7	•			•			bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

FLTENn: Enable Filter n to Accept Messages bits

1 = Enable Filter n

0 = Disable Filter n

REGISTER 21-12: CiBUFPNT1: ECAN™ FILTER 0-3 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F3BP<3:0>					F2BP	<3:0>	
bit 15						bit 8	

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F1BP<3:0>					F0BP	<3:0>	
bit 7							bit 0

W = Writable bit	U = Unimplemented bit, rea	d as '0'
'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
		······································

bit 15-12	F3BP<3:0>: RX Buffer Written when Filter 3 Hits bits
bit 11-8	F2BP<3:0>: RX Buffer Written when Filter 2 Hits bits
bit 7-4	F1BP<3:0>: RX Buffer Written when Filter 1 Hits bits
bit 3-0	F0BP<3:0>: RX Buffer Written when Filter 0 Hits bits
	1111 = Filter hits received in RX FIFO buffer
	1110 = Filter hits received in RX Buffer 14
	0001 = Filter hits received in RX Buffer 1
	0000 = Filter hits received in RX Buffer 0

查询dsPIC33FJ128MC506供应商

REGISTER 21-13: CIBUFPNT2: ECAN™ FILTER 4-7 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F7BP<3:0>					F6BP	<3:0>	
bit 15							bit 8

	R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0						R/W-0	
		F5BP<	<3:0>			F4BP	<3:0>	
ĺ	bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12	F7BP<3:0>: RX Buffer Written when Filter 7 Hits bits
bit 11-8	F6BP<3:0>: RX Buffer Written when Filter 6 Hits bits
bit 7-4	F5BP<3:0>: RX Buffer Written when Filter 5 Hits bits
bit 3-0	F4BP<3:0>: RX Buffer Written when Filter 4 Hits bits

REGISTER 21-14: CIBUFPNT3: ECAN™ FILTER 8-11 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F11BP	<3:0>		F10BP<3:0>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F9BP<	<3:0>		F8BP<3:0>			
bit 7				•			bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12	F11BP<3:0>: RX Buffer Written when Filter 11 Hits bits
bit 11-8	F10BP<3:0>: RX Buffer Written when Filter 10 Hits bits
bit 7-4	F9BP<3:0>: RX Buffer Written when Filter 9 Hits bits
bit 3-0	F8BP<3:0>: RX Buffer Written when Filter 8 Hits bits

查询dsPIC33FJ128MC506供应商

REGISTER 21-15: CiBUFPNT4: ECAN™ FILTER 12-15 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	F15B	P<3:0>		F14BP<3:0>						
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	F13B	P<3:0>			F12E	SP<3:0>				
bit 7							bit 0			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unki	nown			
bit 15-12	F15BP<3:0	>: RX Buffer Wri	itten when Fil	ter 15 Hits bits						
bit 11-8	F14BP<3:0	>: RX Buffer Wri	itten when Fil	Iter 14 Hits bits						
bit 7-4	F13BP<3:0	>: RX Buffer Wri	itten when Fil	ter 13 Hits bits						

bit 3-0 F12BP<3:0>: RX Buffer Written when Filter 12 Hits bits

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID
bit 15							
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-
SID2	SID1	SID0		EXIDE		EID17	EID1
bit 7							
Legend: R = Readable b	it	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at PC		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	iown
bit 15-5	1 = Message	Standard Identif address bit SII address bit SII	Dx must be '1				
bit 4	Unimplemen	ted: Read as '	0'				
	If MIDE = 1 th 1 = Match on	ly messages w ly messages w hen:	ith extended i				
	Unimplemen	ted: Read as '	0'				
bit 2							

REGISTER 21-17: CIRXFnEID: ECAN™ ACCEPTANCE FILTER n EXTENDED IDENTIFIER (n = 0, 1, ..., 15)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

EID<15:0>: Extended Identifier bits

1 = Message address bit EIDx must be '1' to match filter

0 = Message address bit EIDx must be '0' to match filter

查询dsPIC33FJ128MC506供应商

REGISTER 21-18: CiFMSKSEL1: ECAN™ FILTER 7-0 MASK SELECTION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F7M	SK<1:0>	F6MSł	<<1:0>	F5MS	K<1:0>	F4MSI	<<1:0>
bit 15		·					bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F3M	SK<1:0>	F2MSł	<<1:0>	F1MS	K<1:0>	FOMS	<<1:0>
bit 7						1	bit (
Legend:							
R = Readable bit		W = Writable	bit	U = Unimplemented bit, read as '0'		d as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
			(•,			
bit 15-14		Mask Source					
bit 13-12		Mask Source					
bit 11-10		Mask Source					
bit 9-8		Hask Source					
bit 7-6	F3MSK<1:0>	Mask Source	e for Filter 3 b	it			
bit 5-4	F2MSK<1:0>	Mask Source	e for Filter 2 b	it			
bit 3-2	F1MSK<1:0>	Hask Source	e for Filter 1 b	it			
bit 1-0	F0MSK<1:0>	>: Mask Source	e for Filter 0 b	it			
	11 = Reserve	ed					
		ance Mask 2 reg					
		ance Mask 1 reg ance Mask 0 reg					

查询dsPIC33FJ128MC506供应商 REGISTER 21-19: CIFMSKSEL2: ECAN™ FILTER 15-8 MASK SELECTION REGISTER R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 F15MSK<1:0> F14MSK<1:0> F13MSK<1:0> F12MSK<1:0> bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 F11MSK<1:0> F10MSK<1:0> F9MSK<1:0> F8MSK<1:0> bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown F15MSK<1:0>: Mask Source for Filter 15 bit bit 15-14 11 = Reserved 10 = Acceptance Mask 2 registers contain mask 01 = Acceptance Mask 1 registers contain mask 00 = Acceptance Mask 0 registers contain mask bit 13-12 F14MSK<1:0>: Mask Source for Filter 14 bit (same values as bit 15-14) bit 11-10 F13MSK<1:0>: Mask Source for Filter 13 bit (same values as bit 15-14) bit 9-8 F12MSK<1:0>: Mask Source for Filter 12 bit (same values as bit 15-14) bit 7-6 F11MSK<1:0>: Mask Source for Filter 11 bit (same values as bit 15-14) bit 5-4 F10MSK<1:0>: Mask Source for Filter 10 bit (same values as bit 15-14)

- bit 3-2 **F9MSK<1:0>:** Mask Source for Filter 9 bit (same values as bit 15-14)
- bit 1-0 **F8MSK<1:0>:** Mask Source for Filter 8 bit (same values as bit 15-14)

查询dsPIC33FJ128MC506供应商

REGISTER 21-20: CIRXMnSID: ECAN™ ACCEPTANCE FILTER MASK n STANDARD IDENTIFIER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3			
bit 15							bit 8			
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x			
SID2	SID1	SID0	—	MIDE		EID17	EID16			
bit 7							bit 0			
Legend: R = Readable bit W = Writable bit				U = Unimpler	mented bit, read	d as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cle		x = Bit is unkr	nown			
bit 15-5	1 = Include b	Standard Identi it SIDx in filter o is don't care in f	comparison	son						
bit 4	Unimplemer	nted: Read as ')'							
bit 3	1 = Match or 0 = Match ei	ifier Receive Mo nly message typ ither standard o Filter SID) = (Mo	es (standard r extended ac	ddress messag	e if filters match	י. ו	DE bit in filter			
bit 2	Unimplemer	nted: Read as ')'	·		,				
bit 1-0	EID<17:16>:	Extended Iden	tifier bits							
		 1 = Include bit EIDx in filter comparison 0 = Bit EIDx is don't care in filter comparison 								

REGISTER 21-21: CIRXMnEID: ECAN™ ACCEPTANCE FILTER MASK n EXTENDED IDENTIFIER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Include bit EIDx in filter comparison

0 = Bit EIDx is don't care in filter comparison

查询dsPIC33FJ128MC506供应商

REGISTER 21-22: CIRXFUL1: ECAN™ RECEIVE BUFFER FULL REGISTER 1

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8
bit 15							bit 8

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0
bit 7							bit 0

Legend:	C = Clear only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **RXFUL<15:0>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty (clear by application software)

REGISTER 21-23: CIRXFUL2: ECAN™ RECEIVE BUFFER FULL REGISTER 2

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL31	RXFUL30	RXFUL29	RXFUL28	RXFUL27	RXFUL26	RXFUL25	RXFUL24
bit 15							bit 8

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL23	RXFUL22	RXFUL21	RXFUL20	RXFUL19	RXFUL18	RXFUL17	RXFUL16
bit 7							bit 0

Legend:	C = Clear only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **RXFUL<31:16>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty (clear by application software)

查询dsPIC33FJ128MC506供应商

REGISTER 21-24: CIRXOVF1: ECAN™ RECEIVE BUFFER OVERFLOW REGISTER 1

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8
bit 15							bit 8

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0
bit 7							bit 0

Legend:	C = Clear only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 RXOVF<15:0>: Receive Buffer n Overflow bits

1 = Module pointed a write to a full buffer (set by module)

0 = Overflow is cleared (clear by application software)

REGISTER 21-25: CIRXOVF2: ECAN™ RECEIVE BUFFER OVERFLOW REGISTER 2

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF31	RXOVF30	RXOVF29	RXOVF28	RXOVF27	RXOVF26	RXOVF25	RXOVF24
bit 15							bit 8

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF23	RXOVF22	RXOVF21	RXOVF20	RXOVF19	RXOVF18	RXOVF17	RXOVF16
bit 7							bit 0

Legend:	C = Clear only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 RXOVF<31:16>: Receive Buffer n Overflow bits

1 = Module pointed a write to a full buffer (set by module)

0 = Overflow is cleared (clear by application software)

REGISTER 2	21-26: CiTRm 1,3,5,7		I™ TX/RX BU	FFER m CO	NTROL REGIS	TER (m = 0,2,	4,6; n =		
R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-		
TXENn	TXABTn	TXABTN TXLARBN TXERRN TXREQN RTRENN TXnPRI<1:0>							
bit 15									
R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-		
TXENm	TXABTm ⁽¹⁾	TXLARBm ⁽¹⁾	TXERRm ⁽¹⁾	TXREQm	RTRENm	TXmPF	RI<1:0>		
bit 7									
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'			
-n = Value at	POR	'1' = Bit is set	:	'0' = Bit is cle	eared	x = Bit is unkr	iown		
bit 6 bit 5 bit 4	TXABTm: Me 1 = Message 0 = Message TXLARBm: 1 1 = Message 0 = Message TXERRm: E1 1 = A bus error	completed tra Message Lost lost arbitration did not lose ar rror Detected E or occurred wh) ent being sent ssion bit ⁽¹⁾ e was being s					
bit 3	Setting this bi		s sending a me	0	bit will automatic equest a messa		the mes		
bit 2	RTRENm: Au	ito-Remote Tra emote transmit	ansmit Enable I is received, T is received, T	oit XREQ will be	set	-			
bit 1-0	TXmPRI<1:0 11 = Highest 10 = High inte		ransmission Pr ity sage priority						

查询dsPIC33FJ128MC506供应商										
Note: The buffers, SID, EID, DLC, Data Field and Receive Status registers are located in DMA RAM.										
REGISTER 21-27: CiTRBnSID: ECAN™ BUFFER n STANDARD IDENTIFIER (n = 0, 1,, 31)										
U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
—	—	—	SID10	SID9	SID8	SID7	SID6			
bit 15							bit 8			
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
SID5	SID4	SID3	SID2	SID1	SID0	SRR	IDE			
bit 7							bit 0			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-2	SID<10:0>: Standard Identifier bits
bit 1	SRR: Substitute Remote Request bit
	1 = Message will request remote transmission0 = Normal message
bit 0	IDE: Extended Identifier bit
	 1 = Message will transmit extended identifier 0 = Message will transmit standard identifier

REGISTER 21-28: CITRBnEID: ECAN™ BUFFER n EXTENDED IDENTIFIER (n = 0, 1, ..., 31)

U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
—				EID17	EID16	EID15	EID14
bit 15							bit 8

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID13	EID12	EID11	EID10	EID9	EID8	EID7	EID6
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12 Unimplemented: Read as '0'

bit 11-0 EID<17:6>: Extended Identifier bits

dsPIC33F	J128MC506供	应商					
REGISTER	21-29: CiTR	BnDLC: ECA	N™ BUFFE	R n DATA LE	NGTH CONT	ROL (n = 0, 1	,, 31)
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID5	EID4	EID3	EID2	EID1	EID0	RTR	RB1
bit 15							ł
U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W->
			RB0	DLC3	DLC2	DLC1	DLC0
bit 7							ŀ
-n = Value a	t POR	'1' = Bit is set	:	'0' = Bit is cle	eared	x = Bit is unkr	IOWN
bit 15-10	EID<5:0>: E	Extended Identif	fier bits				
bit 9		e Transmission e will request re nessage	•	ssion			
bit 8		RB1: Reserved Bit 1 User must set this bit to '0' per CAN protocol.					
bit 7-5	Unimpleme	nted: Read as '	0'				
bit 4	RB0: Reser	ved Bit 0					
	User must se	et this bit to 'o' p	per CAN proto	ocol.			

bit 3-0 DLC<3:0>: Data Length Code bits

REGISTER 21-30: CiTRBnDm: ECANTM BUFFER n DATA FIELD BYTE m (n = 0, 1, ..., 31; m = 0, 1, ..., 7)⁽¹⁾

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
TRBnDm7	TRBnDm6	TRBnDm5	TRBnDm4	TRBnDm3	TRBnDm2	TRBnDm1	TRBnDm0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 TRBnDm<7:0>: Data Field Buffer 'n' Byte 'm' bits

Note 1: The Most Significant Byte contains byte (m + 1) of the buffer.

查询dsPIC33FJ128MC506供应商

REGISTER 21-31: CiTRBnSTAT: ECAN™ RECEIVE BUFFER n STATUS (n = 0, 1, ..., 31)

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	—	—	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHIT0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	_	_	—	—	—
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable I	oit	U = Unimplemented bit, read as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **FILHIT<4:0>:** Filter Hit Code bits (only written by module for receive buffers, unused for transmit buffers) Encodes number of filter that resulted in writing this buffer.

bit 7-0 Unimplemented: Read as '0'

查询dsPIC33FJ128MC506供应商 22.0 10-BIT/12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

Note: This data sheet summarizes the features of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 16. "Analog-to-Digital Converter (ADC)" (DS70183) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com)

The dsPIC33FJXXXMCX06/X08/X10 devices have up to 32 ADC input channels. These devices also have up to 2 ADC modules (ADCx, where 'x' = 1 or 2), each with its own set of Special Function Registers.

The AD12B bit (ADxCON1<10>) allows each of the ADC modules to be configured by the user as either a 10-bit, 4-sample/hold ADC (default configuration) or a 12-bit, 1-sample/hold ADC.

Note: The ADC module needs to be disabled before modifying the AD12B bit.

22.1 Key Features

The 10-bit ADC configuration has the following key features:

- Successive Approximation (SAR) conversion
- Conversion speeds of up to 1.1 Msps
- · Up to 32 analog input pins
- External voltage reference input pins
- Simultaneous sampling of up to four analog input pins
- Automatic Channel Scan mode
- Selectable conversion trigger source
- Selectable Buffer Fill modes
- Four result alignment options (signed/unsigned, fractional/integer)
- Operation during CPU Sleep and Idle modes

The 12-bit ADC configuration supports all the above features, except:

- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only 1 sample/hold amplifier in the 12-bit configuration, so simultaneous sampling of multiple channels is not supported.

Depending on the particular device pinout, the ADC can have up to 32 analog input pins, designated AN0 through AN31. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs may be shared with other ana-

log input pins. The actual number of analog input pins and external voltage reference input configuration will depend on the specific device. Refer to the device data sheet for further details.

A block diagram of the ADC is shown in Figure 22-1.

22.2 ADC Initialization

The following configuration steps should be performed.

- 1. Configure the ADC module:
 - a) Select port pins as analog inputs (ADxPCFGH<15:0> or ADxPCFGL<15:0>)
 - b) Select voltage reference source to match expected range on analog inputs (ADxCON2<15:13>)
 - c) Select the analog conversion clock to match desired data rate with processor clock (ADxCON3<7:0>)
 - d) Determine how many S/H channels will be used (ADxCON2<9:8> and ADxPCFGH<15:0> or ADxPCFGL<15:0>)
 - e) Select the appropriate sample/conversion sequence (ADxCON1<7:5> and ADxCON3<12:8>)
 - f) Select how conversion results are presented in the buffer (ADxCON1<9:8>)
 - g) Turn on ADC module (ADxCON1<15>)
 - Configure ADC interrupt (if required):
 - a) Clear the ADxIF bit

2.


b) Select ADC interrupt priority


22.3 ADC and DMA

If more than one conversion result needs to be buffered before triggering an interrupt, DMA data transfers can be used. Both ADC1 and ADC2 can trigger a DMA data transfer. If ADC1 or ADC2 is selected as the DMA IRQ source, a DMA transfer occurs when the AD1IF or AD2IF bit gets set as a result of an ADC1 or ADC2 sample conversion sequence.

The SMPI<3:0> bits (ADxCON2<5:2>) are used to select how often the DMA RAM buffer pointer is incremented.

The ADDMABM bit (ADxCON1<12>) determines how the conversion results are filled in the DMA RAM buffer area being used for ADC. If this bit is set, DMA buffers are written in the order of conversion. The module will provide an address to the DMA channel that is the same as the address used for the non-DMA stand-alone buffer. If the ADDMABM bit is cleared, then DMA buffers are written in Scatter/Gather mode. The module will provide a scatter/gather address to the DMA channel, based on the index of the analog input and the size of the DMA buffer.





查询dsPIC33FJ128MC506供应商

REGISTER 22-1: ADxCON1: ADCx CONTROL REGISTER 1 (where x = 1 or 2)

	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0					
ADON		ADSIDL	ADDMABM	_	AD12B	FORM	/<1:0>					
bit 15	·			·			bit 8					
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0 HC,HS	R/C-0 HC, HS					
	SSRC<2:0>		—	SIMSAM	ASAM	SAMP	DONE					
bit 7				1			bit (
Legend:		HC = Cleared	by hardware	HS = Set by	hardware							
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'						
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is cle	eared	x = Bit is unk	nown					
bit 15		Operating Moc dule is operatir ff										
bit 14	Unimplemen	ted: Read as '	0'									
bit 13	ADSIDL: Stop in Idle Mode bit											
			eration when de tion in Idle mod		lle mode							
	channel t 0 = DMA buf	that is the sam fers are written	e as the addres in Scatter/Gath	ss used for the her mode. The	non-DMA star module will pro	ovide a scatter/g	ather addres					
bit 11			to the DMA channel, based on the index of the analog input and the size of the DMA buffer Unimplemented: Read as '0'									
	AD12B: 10-Bit or 12-Bit Operation Mode bit											
bit 10	AD12B: 10-B			t								
bit 10	1 = 12-bit, 1-	it or 12-Bit Ope channel ADC	eration Mode bi operation	t								
bit 10 bit 9-8	1 = 12-bit, 1- 0 = 10-bit, 4-	it or 12-Bit Ope	eration Mode bi operation operation	t								
	1 = 12-bit, 1- 0 = 10-bit, 4- FORM<1:0>: For 10-bit ope 11 = Signed 1 00 = Fraction 01 = Signed 1 00 = Integer (For 12-bit ope 11 = Signed 1 10 = Fraction 01 = Signed 1	it or 12-Bit Ope channel ADC of channel ADC of Data Output F eration: fractional (Dou al (Dout = data (Dout = 0000 eration: fractional (Dou al (Dout = data nteger (Dout = data)	eration Mode bi operation operation	d ddoo oooc o oooo) dddd dddd,w dddd) d dddd oooc a dddd oooc a oooo) dddd dddd,w	where $s = .NO$, where $s = .N$	T.d<9>) IOT.d<11>)						
bit 9-8	1 = 12-bit, 1- 0 = 10-bit, 4- FORM<1:0>: For 10-bit ope 11 = Signed 1 10 = Fraction 01 = Signed 1 00 = Integer (For 12-bit ope 11 = Signed 1 10 = Fraction 01 = Signed 1 00 = Integer (it or 12-Bit Ope channel ADC of channel ADC of Data Output F eration: fractional (Dout al (Dout = data (Dout = 0000 eration: fractional (Dout al (Dout = data (Dout = 0000 (Dout = 0000	eration Mode bi operation peration format bits T = sddd dddd dd dddd dddd T = sddd dddd dd dddd dddd = ssss sddd	d ddoo oood o oooo) dddd dddd, y dddd) d dddd oood d oooo) dddd dddd, y dddd dddd, y	where $s = .NO$, where $s = .N$	T.d<9>) IOT.d<11>)						
	<pre>1 = 12-bit, 1- 0 = 10-bit, 4- FORM<1:0>: For 10-bit ope 11 = Signed 1 10 = Fraction 01 = Signed 1 00 = Integer (For 12-bit ope 11 = Signed 1 10 = Fraction 01 = Signed 1 00 = Integer (SSRC<2:0>: 111 = Interna 110 = Reserv 101 = Reserv 101 = Reserv 011 = MPWM 010 = GP tim 001 = Active</pre>	it or 12-Bit Ope channel ADC of channel ADC of Data Output F eration: fractional (Dou al (Dout = dad nteger (Dout = (Dout = 0000) eration: fractional (Dou al (Dout = dad nteger (Dout = (Dout = 0000) Sample Clock al counter ends red red red interval ends er (Timer3 for transition on IN	eration Mode bi operation peration format bits T = sddd dddd dddd dddd CT = sddd dddd dd dddd dddd source Select sampling and s sampling and s	d ddoo oood o oooo) dddd dddd, y dddd) d dddd oood a oooo) dddd dddd, y dddd) bits starts conversi for ADC2) con ampling and st	where $s = .NO$, where $s = .NO$ where $s = .NO$ ion (auto-conve on apare ends sar arts conversion	T.d<9>) IOT.d<11>) T.d<11>) ert)						

查询dsPIC33	FJ128MC506供应商
REGISTE	R 22-1: ADXCON1: ADCx CONTROL REGISTER 1 (where x = 1 or 2) (continued)
bit 3	SIMSAM: Simultaneous Sample Select bit (only applicable when CHPS<1:0> = 01 or 1x) When AD12B = 1, SIMSAM is: U-0, Unimplemented, Read as '0' 1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS<1:0> = 1x); or Samples CH0 and CH1 simultaneously (when CHPS<1:0> = 01) 0 = Samples multiple channels individually in sequence
bit 2	 ASAM: ADC Sample Auto-Start bit 1 = Sampling begins immediately after last conversion. SAMP bit is auto-set 0 = Sampling begins when SAMP bit is set
bit 1	 SAMP: ADC Sample Enable bit 1 = ADC sample/hold amplifiers are sampling 0 = ADC sample/hold amplifiers are holding If ASAM = 0, software may write '1' to begin sampling. Automatically set by hardware if ASAM = 1. If SSRC = 000, software may write '0' to end sampling and start conversion. If SSRC ≠ 000, automatically cleared by hardware to end sampling and start conversion.
bit 0	 DONE: ADC Conversion Status bit 1 = ADC conversion cycle is completed 0 = ADC conversion not started or in progress Automatically set by hardware when ADC conversion is complete. Software may write '0' to clear DONE status (software not allowed to write '1'). Clearing this bit will NOT affect any operation in progress. Automatically cleared by hardware at start of a new conversion.

查询dsPIC33FJ128MC506供应商

REGISTER 22-2: ADxCON2: ADCx CONTROL REGISTER 2 (where x = 1 or 2)

R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
	VCFG<2:0>			_	CSCNA	CHPS	S<1:0>			
bit 15							bit			
R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
BUFS	_	_	SMPI	<3:0>		BUFM	ALTS			
bit 7						-	bit			
Legend:										
R = Readabl	e hit	W = Writable	• hit	U = Unimple	emented bit, rea	d as '0'				
-n = Value at		'1' = Bit is se		'0' = Bit is cl		x = Bit is unk	nown			
					curcu					
bit 15-13	VCFG<2:0>:	Converter Vo	tage Reference	Configuration	n bits					
		Vref+	VREF-							
	000	Avdd	Avss							
	001 Exte	ernal VREF+	Avss							
	010	Avdd	External VREF-							
	011 Exte	ernal VREF+	External VREF-							
	1xx	Avdd	Avss							
bit 12-11	Unimplemen	ted: Read as	ʻ0 '							
bit 10	CSCNA: Scan Input Selections for CH0+ during Sample A bit									
	1 = Scan inputs0 = Do not scan inputs									
bit 9-8	CHPS<1:0>: Selects Channels Utilized bits									
	When AD12B = 1, CHPS<1:0> is: U-0, Unimplemented, Read as '0'									
	1x = Converts CH0, CH1, CH2 and CH3									
	01 = Converts CH0 and CH1									
	00 = Conver	ts CH0								
bit 7	BUFS: Buffer Fill Status bit (only valid when BUFM = 1)									
			second half of b first half of buffe							
bit 6	Unimplemen			,						
bit 5-2	•			A Addresses	bits or number	of sample/con	version			
	SMPI<3:0>: Selects Increment Rate for DMA Addresses bits or number of sample/conversion operations per interrupt									
	1111 = Increments the DMA address or generates interrupt after completion of every 16th									
	sample/conversion operation									
	1110 = Increments the DMA address or generates interrupt after completion of every 15th sample/conversion operation									
	•									
	•									
	0001 = Increments the DMA address or generates interrupt after completion of every 2n sample/conversion operation									
	0000 = Incre		DMA address	or generat	es interrupt a	after completion	on of eve			
bit 1	BUFM: Buffe	r Fill Mode Se	lect bit							
-	1 = Starts filli	ing first half of	buffer on first in		ne second half c	of buffer on nex	t interrupt			
hit 0	-	-	ffer from the beg	-						
bit 0	ALIS: Alterna	ale input Sam	ple Mode Select	נטונ						
		-	lects for Sample							

REGISTER	22-3: ADxC	ONJ. ADUX U		EGISTER 3			
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-
ADRC	<u> </u>	_			SAMC<4:0>(1)	
bit 15							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-
			ADCS<	7:0> ⁽²⁾			
bit 7							
Legend:							
R = Readab	le bit	W = Writable b	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 14-13 bit 12-8	-	AD					
bit 7-0	11111111 = • • • • • • • • • • • • • • • • • • •		7:0> + 1) = 64 7:0> + 1) = 3 · 7:0> + 1) = 2 ·	 TCY = TAD TCY = TAD TCY = TAD 			

2: This bit is not used if ADxCON3<ADRC> = 1.

查询dsPIC33FJ128MC506供应商

REGISTER 22-4: ADxCON4: ADCx CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	_	—	—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
_	—	—	—	—	DMABL<2:0>			
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unki	nown	

bit 15-3 Unimplemented: Read as '0'

bit 2-0

DMABL<2:0>: Selects Number of DMA Buffer Locations per Analog Input bits

111 = Allocates 128 words of buffer to each analog input

110 = Allocates 64 words of buffer to each analog input

101 = Allocates 32 words of buffer to each analog input

100 = Allocates 16 words of buffer to each analog input

011 = Allocates 8 words of buffer to each analog input

010 = Allocates 4 words of buffer to each analog input

001 = Allocates 2 words of buffer to each analog input

000 = Allocates 1 word of buffer to each analog input

	22-5: ADx0	CHS123: ADCx	INPUT CHA	ANNEL 1, 2,	3 SELECT RE	GISTER				
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W			
	—			_	CH123N	NB<1:0>	CH12			
bit 15										
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W			
	_		—	—	CH123N	NA<1:0>	CH12			
bit 7										
1										
Legend: R = Readab	lo hit			LI – Unimple	monted hit rea	d aa '0'				
-n = Value a		W = Writable bitU = Unimplemented bit, read as'1' = Bit is set'0' = Bit is clearedx =					s 0 = Bit is unknown			
		1 - Dit 13 36t			ealeu					
bit 8	11 = CH1 nd 10 = CH1 nd 0x = CH1, C CH123SB: C When AD12 1 = CH1 pos	2B = 1, CHxNB i egative input is A egative input is A CH2, CH3 negativ Channel 1, 2, 3 F 2B = 1, CHxSB i sitive input is AN sitive input is AN	N9, CH2 nega N6, CH2 nega ve input is VRE Positive Input \$ s: U-0, Unimp 3, CH2 positiv	ative input is A ative input is A F- Select for Sam Jemented, R e input is AN4	N10, CH3 nega N7, CH3 negati Iple B bit ead as '0' I, CH3 positive in	ive input is AN nput is AN5				
bit 7-3		nted: Read as '(•		, chio positive il					
bit 2-1	CH123NA< When AD12 11 = CH1 nd 10 = CH1 nd	1:0>: Channel 1, B = 1, CHxNA is egative input is A egative input is A	2, 3 Negative s: U-0, Unimp N9, CH2 nega N6, CH2 nega	Diemented, Ro ative input is A ative input is A	ead as 'o' N10, CH3 nega	tive input is A				
bit 0	 11 = CH1 negative input is AN9, CH2 negative input is AN10, CH3 negative input is AN11 10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8 0x = CH1, CH2, CH3 negative input is VREF- CH123SA: Channel 1, 2, 3 Positive Input Select for Sample A bit When AD12B = 1, CHxSA is: U-0, Unimplemented, Read as '0' 1 = CH1 positive input is AN3, CH2 positive input is AN4, CH3 positive input is AN5 									

REGISTER	22-6: ADxCH	S0: ADCx I	NPUT CHAN	INEL 0 SELE	CT REGISTE	R			
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CH0NB	_				CH0SB<4:0>				
bit 15							bit		
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CH0NA	—	—			CH0SA<4:0>				
bit 7							bit		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'			
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cleared		x = Bit is unknown			
bit 14-13 bit 12-8	Unimplement CH0SB<4:0>: Same definition	Channel 0 P	ositive Input Se	elect for Sample	e B bits				
bit 7	CHONA: Channel 0 Negative Input Select for Sample A bit 1 = Channel 0 negative input is AN1 0 = Channel 0 negative input is VREF-								
bit 6-5	Unimplement	ed: Read as	'0'						
bit 4-0	CH0SA<4:0>: 11111 = Chan 11110 = Chan 00010 = Chan 00001 = Chan 00000 = Chan	nel 0 positive nel 0 positive nel 0 positive nel 0 positive	e input is AN31 input is AN30 input is AN2 input is AN2		e A bits				

Note: ADC2 can only select AN0-AN15 as positive inputs.

查询dsPIC33FJ128MC506供应商

REGISTER 22-7: ADxCSSH: ADCx INPUT SCAN SELECT REGISTER HIGH^(1,2)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS31	CSS30	CSS29	CSS28	CSS27	CSS26	CSS25	CSS24
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS23	CSS22	CSS21	CSS20	CSS19	CSS18	CSS17	CSS16

bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

bit 7

- CSS<31:16>: ADC Input Scan Selection bits 1 = Select ANx for input scan
- 0 =Skip ANx for input scan
- **Note 1:** On devices without 32 analog inputs, all ADxCSSH bits may be selected by user. However, inputs selected for scan without a corresponding input on device will convert VREFL.
 - **2:** CSSx = ANx, where x = 16 through 31.

REGISTER 22-8: ADxCSSL: ADCx INPUT SCAN SELECT REGISTER LOW^(1,2)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		U = Unimplei	mented bit, read	d as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown				

bit 15-0

CSS<15:0>: ADC Input Scan Selection bits

- 1 = Select ANx for input scan
- 0 = Skip ANx for input scan
- **Note 1:** On devices without 16 analog inputs, all ADxCSSL bits may be selected by user. However, inputs selected for scan without a corresponding input on device will convert VREFL.
 - **2:** CSSx = ANx, where x = 0 through 15.

查询dsPIC33FJ128MC506供应商

REGISTER 22-9: AD1PCFGH: ADC1 PORT CONFIGURATION REGISTER HIGH^(1,2,3)

PCFG31 PCFG30 PCFG29 PCFG28 PCFG27 PCFG26 PCFG25 PCFG24 bit 15 bit 8	R/W-0							
bit 15 bit 8	PCFG31	PCFG30	PCFG29	PCFG28	PCFG27	PCFG26	PCFG25	PCFG24
	bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG23	PCFG22	PCFG21	PCFG20	PCFG19	PCFG18	PCFG17	PCFG16
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

PCFG<31:16>: ADC Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexer connected to AVss

- 0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage
- **Note 1:** On devices without 32 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.
 - 2: ADC2 only supports analog inputs AN0-AN15; therefore, no ADC2 port Configuration register exists.
 - **3:** PCFGx = ANx, where x = 16 through 31.

REGISTER 22-10: ADxPCFGL: ADCx PORT CONFIGURATION REGISTER LOW^(1,2,3)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **PCFG<15:0>:** ADC Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexer connected to AVss

0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

- **Note 1:** On devices without 16 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.
 - **2:** On devices with two analog-to-digital modules, both AD1PCFGL and AD2PCFGL will affect the configuration of port pins multiplexed with AN0-AN15.
 - **3:** PCFGx = ANx, where x = 0 through 15.

查询dsPIC33FJ128MC506供应商 23.0 SPECIAL FEATURES

Note: This data sheet summarizes the features of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 23. "CodeGuard™ Security" (DS70199), Section 24. "Programming and Diagnostics" (DS70207), and Section 25. "Device Configuration" (DS70194) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

dsPIC33FJXXXMCX06/X08/X10 devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- · Watchdog Timer (WDT)
- Code Protection and CodeGuard™ Security
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming[™] (ICSP[™])
- In-Circuit Emulation

23.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 0xF80000.

The device Configuration register map is shown in Table 23-1.

The individual Configuration bit descriptions for the FBS, FSS, FGS, FOSCSEL, FOSC, FWDT, FPOR and FICD Configuration registers are shown in Table 23-2.

Note that address 0xF80000 is beyond the user program memory space. In fact, it belongs to the configuration memory space (0x800000-0xFFFFF) which can only be accessed using table reads and table writes.

The upper byte of all device Configuration registers should always be '1111 1111'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

To prevent inadvertent configuration changes during code execution, all programmable Configuration bits are write-once. After a bit is initially programmed during a power cycle, it cannot be written to again. Changing a device configuration requires that power to the device be cycled.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0xF80000	FBS	RBS	RBS<1:0>		—	BSS<2:0>		BWRP	
0xF80002	FSS	RSS	<1:0>	_	_		SSS<2:0>		SWRP
0xF80004	FGS	_	—	_	_	—	GSS1	GSS0	GWRP
0xF80006	FOSCSEL	IESO	Reserved ⁽²⁾	_	—	_	FNC	SC<2:0>	
0xF80008	FOSC	FCKS	M<1:0>	_	_	_	OSCIOFNC	POSCN	1D<1:0>
0xF8000A	FWDT	FWDTEN	WINDIS	_	WDTPRE		WDTPOST<	<3:0>	
0xF8000C	FPOR	PWMPIN	HPOL	LPOL	—	_	FPW	/RT<2:0>	
0xF8000E	FICD	Rese	rved ⁽¹⁾	JTAGEN	_	—	—	ICS<	:1:0>
0xF80010	FUID0			ι	Jser Unit ID	Byte 0			
0xF80012	FUID1		User Unit ID Byte 1						
0xF80014	FUID2		User Unit ID Byte 2						
0xF80016	FUID3			L	Jser Unit ID	Byte 3			

TABLE 23-1: DEVICE CONFIGURATION REGISTER MAP

Note 1: When read, these bits will appear as '1'. When you write to these bits, set these bits to '1'.

2: When read, this bit returns the current programmed value.

查询dsPIC33FJ128MC506供应商

TABLE 23-2: dsPIC33FJXXXMCX06/X08/X10 CONFIGURATION BITS DESCRIPTION

Bit Field	Register	Description
BWRP	FBS	Boot Segment Program Flash Write Protection 1 = Boot segment may be written 0 = Boot segment is write-protected
BSS<2:0>	FBS	Boot Segment Program Flash Code Protection Size X11 = No Boot program Flash segment
		Boot space is 1K IW less VS 110 = Standard security; boot program Flash segment starts at End of VS, ends at 0007FEh 010 = High security; boot program Flash segment starts at End of VS, ends at 0007FEh
		Boot space is 4K IW less VS 101 = Standard security; boot program Flash segment starts at End of VS, ends at 001FFEh 001 = High security; boot program Flash segment starts at End of VS, ends at 001FFEh
		Boot space is 8K IW less VS 100 = Standard security; boot program Flash segment starts at End of VS, ends at 003FFEh 000 = High security; boot program Flash segment starts at End of VS, ends at 003FFEh
RBS<1:0>	FBS	Boot Segment RAM Code Protection 11 = No Boot RAM defined 10 = Boot RAM is 128 Bytes 01 = Boot RAM is 256 Bytes 00 = Boot RAM is 1024 Bytes
SWRP	FSS	Secure Segment Program Flash Write Protection 1 = Secure segment may be written 0 = Secure segment is write-protected

查询dsPIC33FJ128MC506供应商 TABLE 23-2: dsPIC33FJXXXMCX06/X08/X10 CONFIGURATION BITS DESCRIPTION (CONTINUED)

Bit Field	Register	Description
SSS<2:0>	FSS	Secure Segment Program Flash Code Protection Size
		(FOR 128K and 256K DEVICES) X11 = No Secure program Flash segment
		Secure space is 8K IW less BS 110 = Standard security; secure program Flash segment starts at End of BS, ends at 0x003FFE 010 = High security; secure program Flash segment starts at End of BS, ends at 0x003FFE
		Secure space is 16K IW less BS 101 = Standard security; secure program Flash segment starts at End of BS, ends at 0x007FFE 001 = High security; secure program Flash segment starts at End of BS, ends at 0x007FFE
		Secure space is 32K IW less BS 100 = Standard security; secure program Flash segment starts at End of BS, ends at 0x00FFFE 000 = High security; secure program Flash segment starts at End of BS, ends at 0x00FFFE
		(FOR 64K DEVICES) X11 = No Secure program Flash segment
		Secure space is 4K IW less BS 110 = Standard security; secure program Flash segment starts at End of BS, ends at 0x001FFE 010 = High security; secure program Flash segment starts at End of BS, ends at 0x001FFE
		Secure space is 8K IW less BS 101 = Standard security; secure program Flash segment starts at End of BS, ends at 0x003FFE 001 = High security; secure program Flash segment starts at End of BS, ends at 0x003FFE
		Secure space is 16K IW less BS 100 = Standard security; secure program Flash segment starts at End of BS, ends at 007FFEh 000 = High security; secure program Flash segment starts at End of BS, ends at 0x007FFE
RSS<1:0>	FSS	Secure Segment RAM Code Protection 11 = No Secure RAM defined 10 = Secure RAM is 256 Bytes less BS RAM 01 = Secure RAM is 2048 Bytes less BS RAM 00 = Secure RAM is 4096 Bytes less BS RAM
GSS<1:0>	FGS	General Segment Code-Protect bit 11 = User program memory is not code-protected 10 = Standard security; general program Flash segment starts at End of SS, ends at EOM 0x = High security; general program Flash segment starts at End of SS, ends at EOM

查询dsPIC33FJ128MC506供应商 TABLE 23-2: dsPIC33FJXXXMCX06/X08/X10 CONFIGURATION BITS DESCRIPTION (CONTINUED)

Bit Field	Register	Description
GWRP	FGS	General Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected
IESO	FOSCSEL	 Two-speed Oscillator Start-up Enable bit 1 = Start-up device with FRC, then automatically switch to the user-selected oscillator source when ready 0 = Start-up device with user-selected oscillator source
FNOSC<2:0>	FOSCSEL	Initial Oscillator Source Selection bits 111 = Internal Fast RC (FRC) oscillator with postscaler 110 = Internal Fast RC (FRC) oscillator with divide-by-16 101 = LPRC oscillator 100 = Secondary (LP) oscillator 011 = Primary (XT, HS, EC) oscillator with PLL 010 = Primary (XT, HS, EC) oscillator 001 = Internal Fast RC (FRC) oscillator with PLL 000 = FRC oscillator
FCKSM<1:0>	FOSC	Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
OSCIOFNC	FOSC	OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is clock output 0 = OSC2 is general purpose digital I/O pin
POSCMD<1:0>	FOSC	Primary Oscillator Mode Select bits 11 = Primary oscillator disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode
FWDTEN	FWDT	 Watchdog Timer Enable bit 1 = Watchdog Timer always enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register will have no effect.) 0 = Watchdog Timer enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register)
WINDIS	FWDT	Watchdog Timer Window Enable bit 1 = Watchdog Timer in Non-Window mode 0 = Watchdog Timer in Window mode
WDTPRE	FWDT	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32
WDTPOST	FWDT	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384
PWMPIN	FPOR	 Motor Control PWM Module Pin Mode bit 1 = PWM module pins controlled by PORT register at device Reset (tri-stated) 0 = PWM module pins controlled by PWM module at device Reset (configured as output pins)

查询dsPIC33FJ128MC506供应商 TABLE 23-2: dsPIC33FJXXXMCX06/X08/X10 CONFIGURATION BITS DESCRIPTION (CONTINUED)

Bit Field	Register	Description
HPOL	FPOR	Motor Control PWM High Side Polarity bit 1 = PWM module high side output pins have active-high output polarity 0 = PWM module high side output pins have active-low output polarity
LPOL	FPOR	Motor Control PWM Low Side Polarity bit 1 = PWM module low side output pins have active-high output polarity 0 = PWM module low side output pins have active-low output polarity
FPWRT<2:0>	FPOR	Power-on Reset Timer Value Select bits 111 = PWRT = 128 ms 110 = PWRT = 64 ms 101 = PWRT = 32 ms 100 = PWRT = 16 ms 011 = PWRT = 8 ms 010 = PWRT = 4 ms 001 = PWRT = 2 ms 000 = PWRT = Disabled
JTAGEN	FICD	JTAG Enable bits 1 = JTAG enabled 0 = JTAG disabled
ICS<1:0>	FICD	ICD Communication Channel Select bits 11 = Communicate on PGEC1 and PGED1 10 = Communicate on PGEC2 and PGED2 01 = Communicate on PGEC3 and PGED3 00 = Reserved

查询dsPIC33FJ128MC506供应商 23.2 On-Chip Voltage Regulator


All of the dsPIC33FJXXXMCX06/X08/X10 devices power their core digital logic at a nominal 2.5V. This may create an issue for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the dsPIC33FJXXXMCX06/X08/X10 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. The regulator requires that a low-ESR (less than 5 ohms) capacitor (such as tantalum or ceramic) be connected to the VCAP/VDDCORE pin (Figure 23-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 26-13 of **Section 26.1 "DC Characteristics"**.

Note:	It is important for the low-ESR capacitor to						
	be placed as close as possible to the						
	VCAP/VDDCORE pin.						

On a POR, it takes approximately 20 μ s for the on-chip voltage regulator to generate an output voltage. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down.

FIGURE 23-1: CONNECTIONS FOR THE ON-CHIP VOLTAGE REGULATOR⁽¹⁾



23.3 BOR: Brown-Out Reset

The BOR (Brown-out Reset) module is based on an internal voltage reference circuit that monitors the regulated supply voltage VCAP/VDDCORE. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (i.e., missing portions of the AC cycle waveform due to bad power transmission lines or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR will generate a Reset pulse which will reset the device. The BOR will select the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>). Furthermore, if an oscillator mode is selected, the BOR will activate the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, then the clock will be held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT time-out (TPWRT) will be applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM = 100 is applied. The total delay in this case is TFSCM.

The BOR Status bit (RCON<1>) will be set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle modes and will reset the device should VDD fall below the BOR threshold voltage.

查询23:4IC3WaldAdbg5印的语应(WDT)

For dsPIC33FJXXXMCX06/X08/X10 devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler than can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TwDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>) which allow the selection of a total of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3,2>) will need to be cleared in software after the device wakes up.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

If the WINDIS bit (FWDT<6>) is cleared, the Note: CLRWDT instruction should be executed by the application software only during the last 1/4 of the WDT period. This CLRWDT window can be determined by using a timer. If a CLRWDT instruction is executed before this window, a WDT Reset occurs.




FIGURE 23-2: WDT BLOCK DIAGRAM

查询dsPIC33FJ128MC506供应商 23.5 JTAG Interface

dsPIC33FJXXXMCX06/X08/X10 devices implement a JTAG interface, which supports boundary scan device testing, as well as in-circuit programming. Detailed information on the interface will be provided in future revisions of the document.

23.6 Code Protection and CodeGuard™ Security

The dsPIC33FJXXXMCX06/X08/X10 devices offer the advanced implementation of CodeGuard[™] Security. CodeGuard Security enables multiple parties to securely share resources (memory, interrupts and peripherals) on a single chip. This feature helps protect individual Intellectual Property in collaborative system designs.

When coupled with software encryption libraries, CodeGuard Security can be used to securely update Flash even when multiple IP are resident on the single chip. The code protection features vary depending on the actual device implemented. The following sections provide an overview of these features.

The code protection features are controlled by the Configuration registers: FBS, FSS and FGS.

Note: Refer to Section 23. "CodeGuard™ Security" (DS70199) in the "dsPlC33F Family Reference Manual" for further information on usage, configuration and operation of CodeGuard Security.

23.7 In-Circuit Serial Programming

dsPIC33FJXXXMCX06/X08/X10 family digital signal controllers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming sequence. This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware, to be programmed. Please refer to the "*dsPIC33F/PIC24H Flash Programming Specification*" (DS70152) document for details about ICSP.

Any one out of three pairs of programming clock/data pins may be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

23.8 In-Circuit Debugger

When MPLAB[®] ICD 2 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any one out of three pairs of debugging clock/data pins may be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to \overline{MCLR} , VDD, VSS and the PGECx/PGEDx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

查询dsPIC33FJ128MC506供应商 24.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The dsPIC33F instruction set is identical to that of the dsPIC30F.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- Word or byte-oriented operations
- · Bit-oriented operations
- Literal operations
- · DSP operations
- · Control operations

Table 24-1 shows the general symbols used in describing the instructions.

The dsPIC33F instruction set summary in Table 24-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand) which is typically a register 'Wd' with or without an address modifier

The ${\tt MAC}$ class of DSP instructions may use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- The W registers to be used as the two operands
- · The X and Y address space prefetch operations
- · The X and Y address space prefetch destinations
- · The accumulator write back destination

The other DSP instructions do not involve any multiplication and may include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register 'Wn' or a literal value

The control instructions may use some of the following operands:

- A program memory address
- The mode of the table read and table write instructions

查询dsPIC33FJ128MC506供应商

All instructions are a single word, except for certain double-word instructions, which were made double-word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.

Note: For more details on the instruction set, refer to the *"dsPIC30F/33F Programmer's Reference Manual"* (DS70157).

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{ }	Optional field or operation
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double-Word mode selection
.S	Shadow register select
.W	Word mode selection (default)
Acc	One of two accumulators {A, B}
AWB	Accumulator write back destination address register ∈ {W13, [W13]+ = 2}
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0x00000x1FFF}
lit1	1-bit unsigned literal ∈ {0,1}
lit4	4-bit unsigned literal ∈ {015}
lit5	5-bit unsigned literal ∈ {031}
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal ∈ {016384}
lit16	16-bit unsigned literal ∈ {065535}
lit23	23-bit unsigned literal ∈ {08388608}; LSb must be '0'
None	Field does not require an entry, may be blank
OA, OB, SA, SB	DSP Status bits: AccA Overflow, AccB Overflow, AccA Saturate, AccB Saturate
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal ∈ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor working register pair (direct addressing)
Wm*Wm	Multiplicand and Multiplier working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}

TABLE 24-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

TABLE 24-1: SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)

Field	Description
Wm*Wn	Multiplicand and Multiplier working register pair for DSP instructions ∈ {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}
Wn	One of 16 working registers ∈ {W0W15}
Wnd One of 16 destination working registers ∈ {W0W15}	
Wns	One of 16 source working registers ∈ {W0W15}
WREG	W0 (working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }
Wx	X data space prefetch address register for DSP instructions ∈ {[W8]+ = 6, [W8]+ = 4, [W8]+ = 2, [W8], [W8]- = 6, [W8]- = 4, [W8]- = 2, [W9]+ = 6, [W9]+ = 4, [W9]+ = 2, [W9], [W9]- = 6, [W9]- = 4, [W9]- = 2, [W9 + W12], none}
Wxd	X data space prefetch destination register for DSP instructions ∈ {W4W7}
Wy Y data space prefetch address register for DSP instructions € {[W10]+ = 6, [W10]+ = 4, [W10]+ = 2, [W10], [W10]- = 6, [W10]- = 4, [W10]- = 2, [W11]+ = 6, [W11]+ = 4, [W11]+ = 2, [W11], [W11]- = 6, [W11]- = 4, [W11]- = 2, [W11], [W11]- = 6, [W11]- = 4, [W11]- = 2, [W11], [W11]- = 6, [W11]- = 4, [W11]- = 2, [W11]+ W12], none}	
Wyd	Y data space prefetch destination register for DSP instructions ∈ {W4W7}

查询dsPIC33FJ128MC506供应商 TABLE 24-2: INSTRUCTION SET OVERVIEW

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
1	ADD	ADD	Acc	Add Accumulators	1	1	OA,OB,SA,SB
		ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
		ADD	Wso,#Slit4,Acc	16-bit Signed Add to Accumulator	1	1	OA,OB,SA,SB
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = $f + WREG + (C)$	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = Iit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND		f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
		BRA	GE, Expr	Branch if greater than or equal	1	1 (2)	None
		BRA	GEU, Expr	Branch if unsigned greater than or equal	1	1 (2)	None
		BRA	GT,Expr	Branch if greater than	1	1 (2)	None
		BRA	GTU, Expr	Branch if unsigned greater than	1	1 (2)	None
		BRA	LE, Expr	Branch if less than or equal	1	1 (2)	None
		BRA	LEU, Expr	Branch if unsigned less than or equal	1	1 (2)	None
		BRA	LT, Expr	Branch if less than	1	1 (2)	None
		BRA	LTU, Expr	Branch if unsigned less than	1	1 (2)	None
		BRA	N,Expr	Branch if Negative	1	1 (2)	None
		BRA	NC,Expr	Branch if Not Carry	1	1 (2)	None
		BRA	NN, Expr	Branch if Not Negative	1	1 (2)	None
		BRA	NOV, Expr	Branch if Not Overflow	1	1 (2)	None
		BRA	NZ,Expr	Branch if Not Zero	1	1 (2)	None
		BRA	OA,Expr	Branch if Accumulator A overflow	1	1 (2)	None
		BRA	OB,Expr	Branch if Accumulator B overflow	1	1 (2)	None
		BRA	OV,Expr	Branch if Overflow	1	1 (2)	None
		BRA	SA, Expr	Branch if Accumulator A saturated	1	1 (2)	None
		BRA	SB, Expr	Branch if Accumulator B saturated	1	1 (2)	None
		BRA	Expr	Branch Unconditionally	1	2	None
		BRA	Z,Expr	Branch if Zero	1	1 (2)	None
		BRA	Wn	Computed Branch	1	2	None
7	BSET	BSET	f,#bit4	Bit Set f	1	1	None
	1001	BSET	Ws,#bit4	Bit Set Ws	1	1	None
8	BSW	BSW.C	Ws, Wb	Write C bit to Ws <wb></wb>	1	1	None
0	DOW .			Write Z bit to Ws <wb></wb>	1	1	None
		BSW.Z BTG	Ws,Wb f,#bit4	Bit Toggle f	1	1	None
9	BTG						

查询dsPIC33FJ128MC506供应商 TABLE 24-2: INSTRUCTION SET OVERVIEW (CONTINUED)

TABL	ABLE 24-2: INSTRUCTION SET OVERVIEW (CONTINUED)								
Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected		
10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None		
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None		
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None		
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None		
12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z		
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С		
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z		
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С		
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z		
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z		
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С		
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z		
14	CALL	CALL	lit23	Call subroutine	2	2	None		
		CALL	Wn	Call indirect subroutine	1	2	None		
15	CLR	CLR	f	f = 0x0000	1	1	None		
		CLR	WREG	WREG = 0x0000	1	1	None		
		CLR	Ws	Ws = 0x0000	1	1	None		
		CLR	Acc,Wx,Wxd,Wy,Wyd,AWB	Clear Accumulator	1	1	OA,OB,SA,SB		
16	CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO,Sleep		
17	COM	СОМ	f	f = f	1	1	N,Z		
		СОМ	f,WREG	WREG = f	1	1	N,Z		
		СОМ	Ws,Wd	$Wd = \overline{Ws}$	1	1	N,Z		
18	CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z		
10	CI	CP	Wb,#lit5	Compare Wb with lit5	1	1	C,DC,N,OV,Z		
		CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z		
19	CP0	CP0	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z		
15	CFU	CP0	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z		
20	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z		
20	CPB	CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C,DC,N,OV,Z		
		CPB	Wb,Ws	Compare Wb with NS, with Borrow $(Wb - Ws - \overline{C})$	1	1	C,DC,N,OV,Z		
21	CPSEQ	CPSEQ	Wb, Wn	Compare Wb with Wn, skip if =	1	1 (2 or 3)	None		
22	CPSGT	CPSGT	Wb, Wn	Compare Wb with Wn, skip if >	1	1 (2 or 3)	None		
23	CPSLT	CPSLT	Wb, Wn	Compare Wb with Wn, skip if <	1	1 (2 or 3)	None		
24	CPSNE	CPSNE	Wb, Wn	Compare Wb with Wn, skip if ≠	1	1 (2 or 3)	None		
25	DAW	DAW	Wn	Wn = decimal adjust Wn	1	1	С		
26	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z		
		DEC	f,WREG	WREG = f – 1	1	1	C,DC,N,OV,Z		
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z		
27	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z		
		DEC2	f,WREG	WREG = f – 2	1	1	C,DC,N,OV,Z		
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z		
28	DISI	DISI	#lit14	Disable Interrupts for k instruction cycles	1	1	None		

查询dsPIC33FJ128MC506供应商

TABLE 24-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	trAssembly MnemonicAssembly SyntaxDescriptionDIVDIV.sWm, WnSigned 16/16-bit Integer DivideDIV.UWm, WnSigned 32/16-bit Integer DivideDIV.UWm, WnUnsigned 16/16-bit Integer DivideDIV.UDWm, WnUnsigned 16/16-bit Integer DivideDIVFDIVFWm, WnDIVFDIVFDO#1it14, ExprDo code to PC + Expr, lit14 + 1 timesDOWn, ExprDo code to PC + Expr, (Wn) + 1 timesEDEDWm*Wm, Acc, Wx, Wy, WxdEuclidean Distance (no accumulate)EDACEDACWm*Wm, Acc, Wx, Wy, WxdEuclidean DistanceEXCHEXCHWns, WndSwap Wns with Wnd		# of Words	# of Cycles	Status Flags Affected		
29	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV
30	DIVF	DIVF	Wm,Wn	Signed 16/16-bit Fractional Divide	1	18	N,Z,C,OV
31	DO	DO	#lit14,Expr	Do code to PC + Expr, lit14 + 1 times	2	2	None
		DO	Wn,Expr	Do code to PC + Expr, (Wn) + 1 times	2	2	None
32	ED	ED	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance (no accumulate)	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		OA,OB,OAB, SA,SB,SAB
33	EDAC	EDAC	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance	1	1	OA,OB,OAB, SA,SB,SAB
34	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
35	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С
36	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
37	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С
38	GOTO	GOTO	Expr	Go to address	2	2	None
		GOTO	Wn	Go to indirect	1	2	None
39	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
40	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z
41		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z
41	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z
42	LAC	LAC	Wso,#Slit4,Acc	Load Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
43	LNK	LNK	#lit14	Link Frame Pointer	1	1	None
44	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z
45	MAC	MAC	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd , AWB	Multiply and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
		MAC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd	Square and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
46	MOV	MOV	f,Wn	Move f to Wn	1	1	None
		MOV	f	Move f to f	1	1	N,Z
		MOV	f,WREG	Move f to WREG	1	1	N,Z
		MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
		MOV	WREG, f	Move WREG to f	1	1	N,Z
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
47	MOVSAC	MOVSAC	Acc,Wx,Wxd,Wy,Wyd,AWB	Prefetch and store accumulator	1	1	None

查询dsPIC33FJ128MC506供应商 TABLE 24-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	nstr # Assembly Mnemonic Assembly Syntax Description		# of Words	# of Cycles	Status Flags Affected		
48	MPY	MPY Wm*Wn,Ac	cc,Wx,Wxd,Wy,Wyd	Multiply Wm by Wn to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		MPY Wm*Wm,Ac	cc,Wx,Wxd,Wy,Wyd	Square Wm to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
49	MPY.N	MPY.N Wm*Wn,Ao	cc,Wx,Wxd,Wy,Wyd	-(Multiply Wm by Wn) to Accumulator	1	1	None
50	MSC	MSC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd , AWB	Multiply and Subtract from Accumulator	/nd} = signed(Wb) * signed(Ws) 1		OA,OB,OAB, SA,SB,SAB
51	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
<u>.</u>		MUL	f	W3:W2 = f * WREG	1	1	None
52	NEG	NEG	Acc	Negate Accumulator	1	1	OA,OB,OAB SA,SB,SAB
		NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = \overline{f} + 1	1	1	C,DC,N,OV,2
		NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,
53	NOP	NOP No Operation 1		1	None		
		NOPR		No Operation	1		None
54	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
55	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
56	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
57	RCALL	RCALL	Expr	Relative Call	1	2	None
		RCALL	Wn	Computed Call	1	2	None
58	REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
		REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
59	RESET	RESET		Software device Reset	1	1	None
60	RETFIE	RETFIE		Return from interrupt	1	3 (2)	None
61	RETLW	RETLW	#lit10,Wn	Return with literal in Wn	1	3 (2)	None
62 63	RETURN	RETURN	£	Return from Subroutine	1	3 (2)	None C,N,Z
00	RLC	RLC	f f,WREG	f = Rotate Left through Carry f WREG = Rotate Left through Carry f	1	1	C,N,Z C,N,Z
		RLC	Ws,Wd	Weeg = Rotate Left through Carry Ws	1	1	C,N,Z C,N,Z
64	RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	0,N,Z
5.		RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z
04		RLNC	Ws,Wd	Wile a Rotate Left (No Carry) Ws	1	1	N,Z
65	RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
		RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
		RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C,N,Z

查询dsPIC33FJ128MC506供应商

TABLE 24-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic Assembly Syntax Description		# of Words	# of Cycles	Status Flags Affected			
66	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z	
		RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z	
		RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z	
67	SAC	SAC	Acc,#Slit4,Wdo	Store Accumulator	1	1	None	
		SAC.R	Acc,#Slit4,Wdo	Store Rounded Accumulator	1	1	None	
68	SE	SE	Ws,Wnd	Wnd = sign-extended Ws	1	1	C,N,Z	
69	SETM	SETM	f	f = 0xFFFF	1	1	None	
		SETM	WREG	WREG = 0xFFFF	1	1	None	
		SETM	Ws	Ws = 0xFFFF	1	1	None	
70	SFTAC	SFTAC	Acc,Wn	Arithmetic Shift Accumulator by (Wn)	1	1	OA,OB,OAB, SA,SB,SAB	
		SFTAC	Acc,#Slit6	Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OAB, SA,SB,SAB	
71	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z	
		SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z	
		SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z	
		SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z	
		SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z	
72	SUB	SUB	Acc	Subtract Accumulators	1	1	OA,OB,OAB SA,SB,SAB	
		SUB	f	f = f – WREG	1	1	C,DC,N,OV,Z	
		SUB	f,WREG	WREG = f – WREG	1	1	C,DC,N,OV,Z	
		SUB	#lit10,Wn	Wn = Wn - lit10	1	1	C,DC,N,OV,Z	
		SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C,DC,N,OV,Z	
		SUB	Wb,#lit5,Wd	Wd = Wb - lit5	1	1	C,DC,N,OV,Z	
73	SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z	
		SUBB	f,WREG	WREG = f – WREG – (\overline{C})	1	1	C,DC,N,OV,Z	
		SUBB	#lit10,Wn	Wn = Wn - lit10 - (\overline{C})	1	1	C,DC,N,OV,Z	
		SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV,Z	
		SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV,Z	
74	SUBR	SUBR	f	f = WREG – f	1	1	C,DC,N,OV,Z	
		SUBR	f,WREG	WREG = WREG – f	1	1	C,DC,N,OV,Z	
		SUBR	Wb,Ws,Wd	Wd = Ws – Wb	1	1	C,DC,N,OV,Z	
		SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C,DC,N,OV,Z	
75	SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,Z	
		SUBBR	f,WREG	WREG = WREG – f – (\overline{C})	1	1	C,DC,N,OV,Z	
		SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z	
		SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z	
76	SWAP	SWAP.b	Wn	Wn = nibble swap Wn	1	1	None	
		SWAP	Wn	Wn = byte swap Wn	1	1	None	
77	TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None	
78	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None	
79	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None	
80	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1 2 None			
81	ULNK	ULNK		Unlink Frame Pointer	1	1 None		
82	XOR	XOR	f	f = f .XOR. WREG	1	1	N,Z	
		XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z	
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z	
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z	
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z	
83	ZE	ZE	Ws,Wnd	Wnd = Zero-extend Ws	1	1	C,Z,N	

查询dsPIC33FJ128MC506供应商 25.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C18 and MPLAB C30 C Compilers
 - MPLINK[™] Object Linker/
 - MPLIB™ Object Librarian
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- · Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD 2
- Device Programmers
 - PICSTART® Plus Development Programmer
 - MPLAB PM3 Device Programmer
 - PICkit[™] 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

25.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- · A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Visual device initializer for easy register initialization
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (assembly or C)
 - Mixed assembly and C
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

查询dsPIC33FJ128MC506供应商 25.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

25.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

25.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

25.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

25.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

25.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows[®] 32-bit operating system were chosen to best make these features available in a simple, unified application.

25.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The MPLAB REAL ICE probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with the popular MPLAB ICD 2 system (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

MPLAB REAL ICE is field upgradeable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added, such as software breakpoints and assembly code trace. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

25.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

25.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

25.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

25.12 PICkit 2 Development Programmer

The PICkit 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC[™] Lite C compiler, and is designed to help get up to speed quickly using PIC microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

25.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

26.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33FJXXXMCX06/X08/X10 electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the dsPIC33FJXXXMCX06/X08/X10 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias	40°C to +85°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any combined analog and digital pin and MCLR, with respect to Vss	0.3V to (VDD + 0.3V)
Voltage on any digital-only pin with respect to Vss	-0.3V to +5.6V
Voltage on VCAP/VDDCORE with respect to Vss	2.25V to 2.75V
Maximum current out of Vss pin	300 mA
Maximum current into Vod pin ⁽²⁾	250 mA
Maximum output current sunk by any I/O pin ⁽³⁾	4 mA
Maximum output current sourced by any I/O pin ⁽³⁾	4 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports ⁽²⁾	200 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 26-2).
 - **3:** Exceptions are CLKOUT, which is able to sink/source 25 mA, and the VREF+, VREF-, SCLx, SDAx, PGECx and PGEDx pins, which are able to sink/source 12 mA.

查自dshDC3Chata8teristic去应商

TABLE 26-1: OPERATING MIPS VS. VOLTAGE

Characteristic	VDD Range	Temp Range	Max MIPS		
Characteristic	(in Volts)	(in °C)	dsPIC33FJXXXMCX06/X08/X10		
DC5	3.0-3.6V	-40°C to +85°C	40		

TABLE 26-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
dsPIC33FJXXXMCX06/X08/X10					
Operating Junction Temperature Range	TJ	-40	—	+125	°C
Operating Ambient Temperature Range	TA	-40	_	+85	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$	PD	Pint + Pi/o			W
Maximum Allowed Power Dissipation	PDMAX	(TJ — TA)/θJ	IA	W

TABLE 26-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Мах	Unit	Notes
Package Thermal Resistance, 100-pin TQFP (14x14x1 mm)	θја	40	_	°C/W	1
Package Thermal Resistance, 100-pin TQFP (12x12x1 mm)	θја	40	_	°C/W	1
Package Thermal Resistance, 80-pin TQFP (12x12x1 mm)	θја	40	-	°C/W	1
Package Thermal Resistance, 64-pin TQFP (10x10x1 mm)	θја	40	—	°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

查询dsPIC33FJ128MC506供应商

TABLE 26-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHA	DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions		
Operating Voltage									
DC10	Supply V	oltage							
	Vdd		3.0	_	3.6	V	_		
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.8	_	_	V	—		
DC16	VPOR	VDD Start Voltage⁽⁴⁾ to ensure internal Power-on Reset signal	—	_	Vss	V	_		
DC17	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.03	_	—	V/ms	0-3.0V in 0.1s		
DC18	VCORE	VDD Core ⁽³⁾ Internal regulator voltage	2.25	_	2.75	V	Voltage is dependent on load, temperature and VDD		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: This is the limit to which VDD can be lowered without losing RAM data.

3: These parameters are characterized but not tested in manufacturing.

4: VDD voltage must remain at Vss for a minimum of 200 µs to ensure POR.

查询dsPIC33FJ128MC506供应商

TABLE 26-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACTERISTICS			(unless oth	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Parameter No.	Typical ⁽¹⁾	Max	Units	Conditions					
Operating Cur	rent (IDD) ⁽²⁾			·					
DC20d	27	30	mA	-40°C					
DC20a	27	30	mA	+25°C	3.3V	10 MIPS			
DC20b	27	30	mA	+85°C					
DC21d	36	40	mA	-40°C					
DC21a	37	40	mA	+25°C	3.3V	16 MIPS			
DC21b	38	45	mA	+85°C					
DC22d	43	50	mA	-40°C		20 MIPS			
DC22a	46	50	mA	+25°C	3.3V				
DC22b	46	55	mA	+85°C					
DC23d	65	70	mA	-40°C					
DC23a	65	70	mA	+25°C	3.3V	30 MIPS			
DC23b	65	70	mA	+85°C	1				
DC24d	84	90	mA	-40°C					
DC24a	84	90	mA	+25°C	3.3V	40 MIPS			
DC24b	84	90	mA	+85°C	1				

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSC1 driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to Vss. MCLR = VDD, WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating; however, every peripheral is being clocked (PMD bits are all zeroed).

查询dsPIC33FJ128MC506供应商

TABLE 26-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

DC CHARACT	ERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Parameter No.	Typical ⁽¹⁾	Мах	Units	Conditions					
Idle Current (IIDLE): Core OFF Clock ON Base Current ⁽²⁾									
DC40d	3	25	mA	-40°C					
DC40a	3	25	mA	+25°C	3.3V	10 MIPS			
DC40b	3	25	mA	+85°C	- 0.0 V				
DC41d	4	25	mA	-40°C					
DC41a	5	25	mA	+25°C	3.3V	16 MIPS			
DC41b	6	25	mA	+85°C					
DC42d	8	25	mA	-40°C					
DC42a	9	25	mA	+25°C	3.3V	20 MIPS			
DC42b	10	25	mA	+85°C					
DC43a	15	25	mA	+25°C					
DC43d	15	25	mA	-40°C	3.3V	30 MIPS			
DC43b	15	25	mA	+85°C	1				
DC44d	16	25	mA	-40°C					
DC44a	16	25	mA	+25°C	3.3V	40 MIPS			
DC44b	16	25	mA	+85°C	1				

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: Base IIDLE current is measured with core off, clock on and all modules turned off. Peripheral Module Disable SFR registers are zeroed. All I/O pins are configured as inputs and pulled to Vss.

查询dsPIC33FJ128MC506供应商

TABLE 26-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACI	ERISTICS		(unless oth	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Parameter No.	Typical ⁽¹⁾	Мах	Units	Units Conditions					
Power-Down Current (IPD) ⁽²⁾									
DC60d	55	500	μΑ	-40°C					
DC60a	211	500	μA	+25°C	3.3V	Base Power-Down Current ^(3,4)			
DC60b	244	500	μΑ	+85°C					
DC61d	8	13	μΑ	-40°C					
DC61a	10	15	μA	+25°C	3.3V	Watchdog Timer Current: ΔIWDT ⁽³⁾			
DC61b	12	20	μΑ	+85°C	1				

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off and VREGS (RCON<8>) = 1.

- **3:** The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 4: These currents are measured on the device containing the most memory in this family.

DC CHARACT	TERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Parameter No.	Typical ⁽¹⁾	Мах	Doze Ratio	Units		Conditions		
DC73a	11	35	1:2	mA				
DC73f	11	30	1:64	mA	-40°C	3.3V	40 MIPS	
DC73g	11	30	1:128	mA				
DC70a	42	50	1:2	mA				
DC70f	26	30	1:64	mA	+25°C	3.3V	40 MIPS	
DC70g	25	30	1:128	mA				
DC71a	41	50	1:2	mA				
DC71f	25	30	1:64	mA	+85°C	3.3V	40 MIPS	
DC71g	24	30	1:128	mA				

TABLE 26-8: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated.

查询dsPIC33FJ128MC506供应商

TABLE 26-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

DC CHA	RACTER	ISTICS	(unless	otherwi	se stated))	3.0V to 3.6V TA \leq +85°C for Industrial
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
	VIL	Input Low Voltage					
DI10		I/O pins	Vss	—	0.2 Vdd	V	
DI15		MCLR	Vss	—	0.2 VDD	V	
DI16		I/O Pins with OSC1 or SOSCI	Vss	—	0.2 Vdd	V	
DI18		I/O Pins with I ² C	Vss	—	0.3 Vdd	V	SMbus disabled
DI19		I/O Pins with I ² C	Vss	—	0.2 VDD	V	SMbus enabled
	Vih	Input High Voltage					
DI20		I/O Pins Not 5V Tolerant ⁽⁴⁾ I/O Pins 5V Tolerant ⁽⁴⁾	0.8 Vdd 0.8 Vdd	_	Vdd 5.5	V V	
		I/O Pins Not 5V Tolerant ⁽⁴⁾ I/O Pins 5V Tolerant ⁽⁴⁾	2 2	_	Vdd 5.5	V V	VDD = 3.3V VDD = 3.3V
DI26		I/O Pins with OSC1 or SOSCI	0.7 Vdd	—	Vdd	V	
DI28		I/O Pins with I ² C	0.7 Vdd	—	5.5	V	SMbus disabled
DI29		I/O Pins with I ² C	0.8 Vdd	—	5.5	V	SMbus enabled
	ICNPU	CNx Pull-up Current					
DI30			50	250	400	μA	VDD = 3.3V, VPIN = VSS
	lı∟	Input Leakage Current ^(2,3)					
DI50		I/O Pins	—	—	±2	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance
DI51		I/O Pins Not 5V Tolerant ⁽⁴⁾	—	_	±2	μA	$Vss \le VPIN \le VDD$, Pin at high-impedance
DI51a		I/O Pins Not 5V Tolerant ⁽⁴⁾	—	—	±2	μA	Shared with external reference pins
DI51b		I/O Pins Not 5V Tolerant ⁽⁴⁾	—	—	±3.5	μA	Vss ≤ VPIN ≤ VDD, Pin at high-impedance
DI51c		I/O Pins Not 5V Tolerant ⁽⁴⁾	—	—	±8	μA	Analog pins shared with external reference pins
DI55		MCLR	—	_	±2	μA	$Vss \le Vpin \le Vdd$
DI56		OSC1	_	—	±2	μA	$Vss \le VPIN \le VDD,$ XT and HS modes

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: See "Pin Diagrams" for a list of 5V tolerant pins.

查询dsPIC33FJ128MC506供应商

TABLE 26-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Param No.	Symbol	Characteristic	Min Typ Max Units Condition			Conditions	
	Vol	Output Low Voltage					
DO10		I/O ports	—	—	0.4	V	IOL = 2mA, VDD = 3.3V
DO16		OSC2/CLKO	—	—	0.4	V	IOL = 2mA, VDD = 3.3V
	Voн	Output High Voltage					
DO20		I/O ports	2.40	—	—	V	Iон = -2.3 mA, Vdd = 3.3V
DO26		OSC2/CLKO	2.41	_	—	V	Iон = -1.3 mA, Vdd = 3.3V

TABLE 26-11: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					Industrial	
Param No.	Symbol	Characteristic		Min ⁽¹⁾	Тур	Max ⁽¹⁾	Units	Conditions
BO10	VBOR	BOR Event on VDD transition high-to-low BOR event is tied to VDD core voltage decrease		2.40	_	2.55	V	_

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

查询dsPIC33FJ128MC506供应商

TABLE 26-12: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHA				Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No.	Symbol	Characteristic	Min Typ ⁽¹⁾ Max Unit		Units	Conditions				
		Program Flash Memory								
D130a	Eр	Cell Endurance	100	1000	—	E/W	See Note 2			
D131	Vpr	VDD for Read	VMIN	_	3.6	V	Vмın = Minimum operating voltage			
D132B	VPEW	VDD for Self-Timed Write	VMIN	—	3.6	V	Vміn = Minimum operating voltage			
D134	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated			
D135	IDDP	Supply Current during Programming	—	10	—	mA				
D136a	Trw	Row Write Time	1.32	—	1.74	ms	Trw = 11064 FRC cycles, See Note 2			
D137a	TPE	Page Erase Time	20.1	—	26.5	ms	TPE = 168517 FRC cycles, See Note 2			
D138a	Tww	Word Write Cycle Time	42.3	—	55.9	μs	Tww = 355 FRC cycles, See Note 2			

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Other conditions: FRC = 7.37 MHz, TUN<5:0> = b'011111 (for Min), TUN<5:0> = b'100000 (for Max). This parameter depends on the FRC accuracy (see Table 26-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). For complete details on calculating the Minimum and Maximum time see Section 5.3 "Programming Operations".

TABLE 26-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

(unless o	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No.	Symbol	rmbol Characteristics Min Typ Max Units Comments					
	Cefc	External Filter Capacitor Value	4.7	10		μF	Capacitor must be low series resistance (< 5 ohms)

查询dsPIC33FJ128MC506供应商

26.2 AC Characteristics and Timing

Parameters

The information contained in this section defines dsPIC33FJXXXMCX06/X08/X10 AC characteristics and timing parameters.

TABLE 26-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 3.0V to 3.6V
	(unless otherwise stated)
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial
	Operating voltage VDD range as described in Section 26.0 "Electrical
	Characteristics".

FIGURE 26-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 26-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
DO50	Cosc2	OSC2/SOSC2 pin	_		15		In XT and HS modes when external clock is used to drive OSC1
DO56	Сю	All I/O pins and OSC2	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx		—	400	pF	In I ² C™ mode






TABLE 26-16: EXTERNAL CLOCK TIMING REQUIREMENTS

АС СНА	RACTE	RISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No.	Sym bol	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions		
OS10	FIN	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC	—	40	MHz	EC		
		Oscillator Crystal Frequency	3.5 10 —		10 40 33	MHz MHz kHz	XT HS SOSC		
OS20	Tosc	Tosc = 1/Fosc	12.5	—	DC	ns			
OS25	TCY	Instruction Cycle Time ⁽²⁾	25		DC	ns			
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.375 x Tosc	—	0.625 x Tosc	ns	EC		
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	_	—	20	ns	EC		
OS40	TckR	CLKO Rise Time ⁽³⁾	—	5.2		ns	—		
OS41	TckF	CLKO Fall Time ⁽³⁾	_	5.2	—	ns	—		
OS42	Gм	External Oscillator Transconductance ⁽⁴⁾	14	16	18	mA/V	VDD = 3.3V TA = +25°C		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

- 2: Instruction cycle period (Tcr) equals two times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.
- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: Data for this parameter is Preliminary. This parameter is characterized, but not tested in manufacturing.

查询dsPIC33FJ128MC506供应商

TABLE 26-17: PLL CLOCK TIMING SPECIFICATIONS (VDD = 3.0V TO 3.6V)

AC CHA	RACTERI	STICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature-40°C \leq TA \leq +85°C for Industrial						
Param No. Symbol Characteris			ic	Min	Typ ⁽¹⁾	Max	Units	Conditions	
OS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range ⁽²⁾		0.8		8.0	MHz	ECPLL, HSPLL, XTPLL modes	
OS51	Fsys	On-Chip VCO System Frequency		100	_	200	MHz	_	
OS52	TLOCK	PLL Start-up Time (Lock Time)		0.9	1.5	3.1	ms	—	
OS53	DCLK	CLKO Stability (Jitter)		-3.0	0.5	3.0	%	Measured over 100 ms period	

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

TABLE 26-18: AC CHARACTERISTICS: INTERNAL FRC ACCURACY

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
aram No. Characteristic		Тур	Max	Units	Units Conditions				
Internal FRC Accuracy @ FRC Frequency = 7.37 MHz ^(1,2)									
FRC	-2		+2	%	$-40^{\circ}C \le TA \le +85^{\circ}C$ VDD = 3.0-3.6				
-	Characteristic	Characteristic Min Internal FRC Accuracy @ FRC Fr	Characteristic Min Typ Internal FRC Accuracy @ FRC Frequency	Characteristic Min Typ Max Internal FRC Accuracy @ FRC Frequency = 7.37 M	Characteristic Min Typ Max Units Internal FRC Accuracy @ FRC Frequency = 7.37 MHz ^(1,2)	Characteristic Min Typ Max Units Condit Internal FRC Accuracy @ FRC Frequency = 7.37 MHz ^(1,2)			

Note 1: Frequency calibrated at 25°C and 3.3V. TUN bits can be used to compensate for temperature drift.

2: FRC set to initial frequency of 7.37 MHz (+1-2%) at 25° C FRC.

TABLE 26-19: INTERNAL LPRC ACCURACY

АС СН	ARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial								
Param No.	Characteristic	Min	Тур	Max	Units	Condit	ions			
	LPRC @ 32.768 kHz ⁽¹⁾									
F21		-20	±6	+20	%	$-40^\circ C \le T A \le +85^\circ C$	VDD = 3.0-3.6V			

Note 1: Change of LPRC frequency as VDD changes.


AC CHAR	ACTERISTI	cs	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No.	Symbol Characteristic			Min	Typ ⁽¹⁾	Max	Units	Conditions	
DO31	TIOR	Port Output Rise Time		10	25	ns	_		
DO32	TIOF	Port Output Fall Time		10	25	ns	—		
DI35	TINP	INTx Pin High or Low	20	—		ns	—		
DI40	Trbp	CNx High or Low Tim	2	_		TCY	_		

TABLE 26-20: I/O TIMING REQUIREMENTS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

查询dsPIC33FJ128MC506供应商






查询dsPIC33FJ128MC506供应商

TABLE 26-21: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER TIMING REQUIREMENTS TIMING REQUIREMENTS

AC CHA	RACTER	ISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Мах	Units	Conditions			
SY10	TMCL	MCLR Pulse-Width (low)	2	_		μs	-40°C to +85°C			
SY11 SY12	TPWRT	Power-up Timer Period Power-on Reset Delay	 	2 4 8 16 32 64 128 10	 30	ms μs	-40°C to +85°C User programmable -40°C to +85°C			
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	0.68	0.72	1.2	μs μs	_			
SY20	Twdt1	Watchdog Timer Time-out Period	_	_		—	See Section 23.4 "Watchdog Timer (WDT)" and LPRC specification F21 (Table 26-19)			
SY30	Tost	Oscillator Start-up Timer Period	-	1024 Tosc		—	Tosc = OSC1 period			
SY35	TFSCM	Fail-Safe Clock Monitor Delay	—	500	900	μs	-40°C to +85°C			

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.



АС СНА	RACTERIST	ICS		(unless	dard Operating Conditions: 3.0V to 3.6V ss otherwise stated) ating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No.	Symbol	Charact	eristic	Min		Тур	Max	Units	Conditions		
TA10	ТтхН	TxCK High Time	Synchronous, no prescaler		0.5 Tcy + 20	—	—	ns	Must also meet parameter TA15		
			Synchron with pres		10		—	ns			
			Asynchro	nous	10	_	—	ns			
TA11	TTXL	TxCK Low Time	Synchronous, no prescaler		0.5 Tcy + 20	_	—	ns	Must also meet parameter TA15		
			Synchror with pres		10	_	—	ns			
			Asynchro	nous	10		_	ns			
TA15	ΤτχΡ	TxCK Input Period	Synchron no presca		Tcy + 40	_	—	ns	_		
			Synchror with pres		Greater of: 20 ns or (Tcy + 40)/N	—	_	_	N = prescale value (1, 8, 64, 256)		
			Asynchro	nous	20	_	_	ns	—		
OS60	Ft1	SOSC1/T1CK Osci frequency Range (c by setting bit TCS (scillator er	nabled	DC	_	50	kHz	—		
TA20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		ock	0.5 TCY		1.5 TCY		—		

TABLE 26-22: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS⁽¹⁾

Note 1: Timer1 is a Type A.

查询dsPIC33FJ128MC506供应商

TABLE 26-23: TIMER2, TIMER4, TIMER6 AND TIMER8 EXTERNAL CLOCK TIMING REQUIREMENTS

АС СНА	RACTERIS	TICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
Param No.	Symbol	Charact	eristic		Min	Тур	Max	Units	Conditions		
TB10	TtxH	TxCK High Time	Synchronous, no prescaler Synchronous, with prescaler		0.5 TCY + 20			ns	Must also meet parameter TB15		
							10		_	ns	
TB11	TtxL	TxCK Low Time	Synchron no presc		0.5 TCY + 20	_	—	ns	Must also meet parameter TB15		
			Synchron with pres		10		—	ns			
TB15	TtxP	TxCK Input Period	Synchron no presc		TCY + 40	_	—	ns	N = prescale value		
			Synchronous, with prescaler		Greater of: 20 ns or (Tcy + 40)/N				(1, 8, 64, 256)		
TB20	TCKEXT- MRL	Delay from Externa Edge to Timer Incr		lock	0.5 TCY		1.5 TCY		—		

TABLE 26-24:TIMER3, TIMER5, TIMER7 AND TIMER9 EXTERNAL CLOCK TIMING
REQUIREMENTS

АС СНА	RACTERIST	rics		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No.	Symbol	Characte	eristic		Min	Тур	Max	Units	Conditions	
TC10	TtxH	TxCK High Time	Synchror	nous	0.5 TCY + 20			ns	Must also meet parameter TC15	
TC11	TtxL	TxCK Low Time	Synchror	nous	0.5 TCY + 20		_	ns	Must also meet parameter TC15	
TC15	TtxP	TxCK Input Period	Synchror no presc		Tcy + 40	_	_	ns	N = prescale value	
			Synchronous, with prescaler		Greater of: 20 ns or (Tcy + 40)/N				(1, 8, 64, 256)	
TC20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		ock	0.5 TCY		1.5 Тсү			

TABLE 26-25: INPUT CAPTURE TIMING REQUIREMENTS

АС СНА	RACTERI	STICS	(unless otherwise	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
Param No. Symbol Characteristic ⁽¹⁾				Min	Мах	Units	Conditions				
IC10	TccL	ICx Input Low Time	No Prescaler	0.5 Tcy + 20	_	ns	—				
			With Prescaler	10	_	ns					
IC11	TccH	ICx Input High Time	No Prescaler	0.5 Tcy + 20	_	ns	—				
			With Prescaler	10	_	ns					
IC15	TccP	ICx Input Period		(Tcy + 40)/N	—	ns	N = prescale value (1, 4, 16)				

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 26-7: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




TABLE 26-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

АС СНА	RACTER	ISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ Max Units Conditions							
OC10	TccF	OCx Output Fall Time	— — ns See parameter D032							
OC11	TccR	OCx Output Rise Time	— — ns See parameter D031							

查询dsPIC33FJ128MC506供应商

FIGURE 26-8: OC/PWM MODULE TIMING CHARACTERISTICS




TABLE 26-27: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

AC CHAI	RACTERIS	rics	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ Max Units Conditions					
OC15	Tfd	Fault Input to PWM I/O Change	_	_	50	ns	_	
OC20	TFLT	Fault Input Pulse-Width	50 — ns —					

查询dsPIC33FJ128MC506供应商 FIGURE 26-9: MOTOR CONTROL PWM MODULE FAULT TIMING CHARACTERISTICS

FIGURE 26-10: MOTOR CONTROL PWM MODULE TIMING CHARACTERISTICS




TABLE 26-28: MOTOR CONTROL PWM MODULE TIMING REQUIREMENTS

АС СНА	RACTERIS	TICS	$\begin{array}{ l l l l l l l l l l l l l l l l l l l$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions		
MP10	TFPWM	PWM Output Fall Time	_		_	ns	See parameter D032		
MP11	TRPWM	PWM Output Rise Time	—	_	_	ns	See parameter D031		
MP20	Tfd	Fault Input ↓ to PWM I/O Change	—	-	50	ns	_		
MP30	Tfh	Minimum Pulse-Width	50	_	_	ns	—		




TABLE 26-29: QUADRATURE DECODER TIMING REQUIREMENTS

AC CHAR	AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No.	Symbol	Characteristic ⁽¹⁾		Тур ⁽²⁾	Мах	Units	Conditions			
TQ30	TQUL	Quadrature Input Low Time		6 Tcy	_	ns	—			
TQ31	TQUH	Quadrature Input High Time		6 Tcy	_	ns	—			
TQ35	TQUIN	Quadrature Input Period		12 TCY	_	ns	—			
TQ36	TQUP	Quadrature Phase Period		3 TCY	_	ns	—			
TQ40	TQUFL	Filter Time to Recognize Low with Digital Filter	Ι,	3 * N * Tcy	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 3)			
TQ41	TQUFH	Filter Time to Recognize Hig with Digital Filter	n,	3 * N * Tcy	_	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 3)			

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: N = Index Channel Digital Filter Clock Divide Select bits. Refer to Section 15. "Quadrature Encoder Interface (QEI)" (DS70208) in the "dsPIC33F Family Reference Manual".




TABLE 26-30: QEI INDEX PULSE TIMING REQUIREMENTS

АС СНА	RACTERI	STICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No. Symbol Characteristic			(1)	Min	Max	Units	Conditions	
TQ50	TqIL	Filter Time to Recognize L with Digital Filter	.OW,	3 * N * Tcy		ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)	
TQ51	TqiH	Filter Time to Recognize H with Digital Filter	ligh,	3 * N * Tcy	_	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)	
TQ55	TQ55 Tqidxr Index Pulse Recognized t Counter Reset (ungated i			3 TCY	_	ns	_	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Alignment of index pulses to QEA and QEB is shown for position counter Reset timing only. Shown for forward direction only (QEA leads QEB). Same timing applies for reverse direction (QEA lags QEB) but index pulse recognition occurs on falling edge.




TABLE 26-31: QEI MODULE EXTERNAL CLOCK TIMING REQUIREMENTS										
AC CHARACTERISTICS (unle					tandard Operating Conditions: 3.0V to 3.6V unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol Characteristic ¹				Min	Тур	Мах	Units	Conditions	
TQ10	TtQH	TQCK High Time	Synchro with pre	,	Тсү + 20		_	ns	Must also meet parameter TQ15	
TQ11	TtQL	TQCK Low Time	Synchro with pre	,	Tcy + 20	_	—	ns	Must also meet parameter TQ15	
TQ15	TtQP	TQCP Input Period	Synchronous, with prescaler		2 * Tcy + 40		_	ns		
TQ20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		lock	0.5 TCY	_	1.5 TCY		_	

.....

查询dsPIC33FJ128MC506供应商 FIGURE 26-14: SPIX MODULE MASTER MODE (CKE = 0) TIMING CHARACTERISTICS




TABLE 26-32: SPIx MASTER MODE (CKE = 0) TIMING REQUIREMENTS

AC CHA	ARACTERIS	rics	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions		
SP10	TscL	SCKx Output Low Time	Tcy/2	_		ns	See Note 3		
SP11	TscH	SCKx Output High Time	Tcy/2	_	_	ns	See Note 3		
SP20	TscF	SCKx Output Fall Time	—	—	_	ns	See parameter D032 and Note 4		
SP21	TscR	SCKx Output Rise Time	—	—		ns	See parameter D031 and Note 4		
SP30	TdoF	SDOx Data Output Fall Time	—	—		ns	See parameter D032 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time	—	—		ns	See parameter D031 and Note 4		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	_		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	23	_	_	ns	_		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns	—		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.




TABLE 26-33: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max			Units	Conditions	
SP10	TscL	SCKx Output Low Time ⁽³⁾	Tcy/2	—	_	ns	_	
SP11	TscH	SCKx Output High Time ⁽³⁾	TCY/2	—	_	ns	—	
SP20	TscF	SCKx Output Fall Time ⁽⁴⁾	_	_	_	ns	See parameter D032	
SP21	TscR	SCKx Output Rise Time ⁽⁴⁾	_	_	_	ns	See parameter D031	
SP30	TdoF	SDOx Data Output Fall Time ⁽⁴⁾	_	—	_	ns	See parameter D032	
SP31	TdoR	SDOx Data Output Rise Time ⁽⁴⁾	_	—	_	ns	See parameter D031	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns	_	
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	20	—	_	ns	_	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	—	ns	_	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	—	_	ns	—	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

© 2009 Microchip Technology Inc.

查询dsPIC33FJ128MC506供应商 FIGURE 26-16: SPIx MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS





TABLE 26-34: SPIX MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

AC CHA	ARACTERIS	TICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ Max Units Condition						
SP70	TscL	SCKx Input Low Time	30	_	—	ns	—		
SP71	TscH	SCKx Input High Time	30	_	—	ns	—		
SP72	TscF	SCKx Input Fall Time ⁽³⁾	—	10	25	ns	—		
SP73	TscR	SCKx Input Rise Time ⁽³⁾	—	10	25	ns	—		
SP30	TdoF	SDOx Data Output Fall Time ⁽³⁾	—	_	—	ns	See parameter D032		
SP31	TdoR	SDOx Data Output Rise Time ⁽³⁾	—	_	—	ns	See parameter D031		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	_	30	ns	—		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20		_	ns	_		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20		_	ns	_		
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	_	—	ns	_		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽³⁾	10	_	50	ns			
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 Tcy + 40			ns			



查询dsPIC33FJ128MC506供应商

TABLE 26-35: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS


АС СНА	RACTERIS	TICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Conditions					
SP70	TscL	SCKx Input Low Time	30			ns	_		
SP71	TscH	SCKx Input High Time	30	_	_	ns	—		
SP72	TscF	SCKx Input Fall Time ⁽³⁾	—	10	25	ns	—		
SP73	TscR	SCKx Input Rise Time ⁽³⁾	_	10	25	ns	—		
SP30	TdoF	SDOx Data Output Fall Time ⁽³⁾	—	_	_	ns	See parameter D032		
SP31	TdoR	SDOx Data Output Rise Time ⁽³⁾	—	_	_	ns	See parameter D031		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—		30	ns	—		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20			ns	—		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20			ns	—		
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow to \ SCKx \downarrow or \ SCKx \uparrow \\ Input$	120	_		ns	—		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	_	50	ns	—		
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	1.5 TCY + 40	_		ns	—		
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	—	50	ns	_		

Note 1: These parameters are characterized but not tested in manufacturing.


2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.








查询dsPIC33FJ128MC506供应商

TABLE 26-36: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)


АС СНА	ARACTER	ISTICS		Standard Operatin (unless otherwise Operating tempera	stated)		V to 3.6V ≤ +85°C for Industrial	
Param No.	Symbol	Characteristic		Min ⁽¹⁾	Мах	Units	Conditions	
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 1)	—	μs	—	
			400 kHz mode	Tcy/2 (BRG + 1)	_	μs	—	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μs	—	
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 1)	—	μs	—	
			400 kHz mode	Tcy/2 (BRG + 1)	—	μs	—	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μs	—	
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode ⁽²⁾	_	100	ns		
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode ⁽²⁾	_	300	ns		
IM25	TSU:DAT	Data Input	100 kHz mode	250	_	ns	_	
		Setup Time	400 kHz mode	100	—	ns		
			1 MHz mode ⁽²⁾	40	_	ns		
IM26	THD:DAT	Data Input	100 kHz mode	0	_	μs	_	
		Hold Time	400 kHz mode	0	0.9	μs		
			1 MHz mode ⁽²⁾	0.2	_	μs		
IM30	TSU:STA	Start Condition Setup Time	100 kHz mode	Tcy/2 (BRG + 1)	— μs		Only relevant for	
			400 kHz mode	Tcy/2 (BRG + 1)	_	μs	Repeated Start	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μs	condition	
IM31	THD:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	μs	After this period the	
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μs	first clock pulse is	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μs	generated	
IM33	Tsu:sto	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	μs	_	
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μs		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μs		
IM34	THD:STO	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	ns	_	
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	_	ns		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	ns		
IM40	TAA:SCL	Output Valid	100 kHz mode		3500	μs	_	
		From Clock	400 kHz mode	_	1000	μs	—	
			1 MHz mode ⁽²⁾	—	400	μs	—	
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μs	Time the bus must be	
			400 kHz mode	1.3	—	μs	free before a new	
			1 MHz mode ⁽²⁾	0.5	—	μs	transmission can start	
IM50	Св	Bus Capacitive L	oading	—	400	pF	—	

Note 1: BRG is the value of the I²C Baud Rate Generator. Refer to Section 19. "Inter-Integrated Circuit™ (I²C™)" (DS70195) in the "dsPIC33F Family Reference Manual".

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).







查询dsPIC33FJ128MC506供应商

TABLE 26-37: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

АС СНА	RACTERIS	STICS		(unless othe	rwise sta	ated)	ns: 3.0V to 3.6V $C \le TA \le +85^{\circ}C$ for Industria
Param No.	Symbol	Charact	eristic	Min	Max	Units	Conditions
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	—	μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	—	μs	Device must operate at a minimum of 10 MHz
			1 MHz mode ⁽¹⁾	0.5		μs	—
IS11	1 THI:SCL Clock High Til		100 kHz mode	4.0	—	μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	-	μs	Device must operate at a minimum of 10 MHz
			1 MHz mode ⁽¹⁾	0.5		μs	—
IS20	TF:SCL	SDAx and SCLx	100 kHz mode	_	300	ns	CB is specified to be from
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode ⁽¹⁾		100	ns	
IS21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be from
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode ⁽¹⁾	_	300	ns	
IS25	TSU:DAT	Data Input	100 kHz mode	250		ns	_
		Setup Time	400 kHz mode	100		ns	
			1 MHz mode ⁽¹⁾	100		ns	
IS26	THD:DAT	Data Input	100 kHz mode	0		μs	_
		Hold Time	400 kHz mode	0	0.9	μs	
			1 MHz mode ⁽¹⁾	0	0.3	μs	
IS30	TSU:STA	Start Condition	100 kHz mode	4.7		μs	Only relevant for Repeated
		Setup Time	400 kHz mode	0.6		μs	Start condition
			1 MHz mode ⁽¹⁾	0.25		μs	
IS31	THD:STA	Start Condition	100 kHz mode	4.0		μs	After this period, the first
		Hold Time	400 kHz mode	0.6		μs	clock pulse is generated
			1 MHz mode ⁽¹⁾	0.25		μs	
IS33	Tsu:sto	Stop Condition	100 kHz mode	4.7		μs	—
		Setup Time	400 kHz mode	0.6		μs	
			1 MHz mode ⁽¹⁾	0.6	—	μs	
IS34	THD:STO	Stop Condition	100 kHz mode	4000		ns	—
		Hold Time	400 kHz mode	600	—	ns	1
			1 MHz mode ⁽¹⁾	250		ns	
IS40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns	—
		From Clock	400 kHz mode	0	1000	ns	
			1 MHz mode ⁽¹⁾	0	350	ns	1
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μs	Time the bus must be free
			400 kHz mode	1.3	—	μs	before a new transmission
			1 MHz mode ⁽¹⁾	0.5	—	μs	can start
IS50	Св	Bus Capacitive Lo	ading	_	400	pF	_

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

查询dsPIC33FJ128MC506供应商 FIGURE 26-22: CAN MODULE I/O TIMING CHARACTERISTICS CiTx Pin (output) Old Value CiTx Pin (input) Old Value CiRx Pin (input) CA10 CA20 CA20

TABLE 26-38: ECAN™ MODULE I/O TIMING REQUIREMENTS

			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industria				
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ Max Units Conditio				Conditions
CA10	TioF	Port Output Fall Time	—	_	—	ns	See parameter D032
CA11	TioR	Port Output Rise Time	—	—	—	ns	See parameter D031
CA20	Tcwf	Pulse-Width to Trigger CAN Wake-up Filter	120	_	_	ns	—

查询dsPIC33FJ128MC506供应商

TABLE 26-39: ADC MODULE SPECIFICATIONS

AC CHA	ARACTER	RISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions	
			Device	Supply	/			
AD01	AVdd	Module VDD Supply	Greater of VDD – 0.3 or 3.0		Lesser of VDD + 0.3 or 3.6	V	—	
AD02	AVss	Module Vss Supply	Vss – 0.3		Vss + 0.3	V	—	
			Referen	ce Inpu	ts			
AD05	VREFH	Reference Voltage High	AVss + 2.7	_	AVDD	V	See Note 1	
AD05a			3.0	—	3.6	V	Vrefh = AVdd Vrefl = AVss = 0	
AD06	VREFL	Reference Voltage Low	AVss	_	AVDD – 2.7	V	See Note 1	
AD06a			0	_	0	V	Vrefh = AVdd Vrefl = AVss = 0	
AD07	VREF	Absolute Reference Voltage	2.7	_	3.6	V	VREF = VREFH - VREFL	
AD08	IREF	Current Drain	_	250 —	550 10	μΑ μΑ	ADC operating, see Note 1 ADC off, see Note 1	
AD08a	Iad	Operating Current	_	7.0 2.7	9.0 3.2	mA mA	10-bit ADC mode, See Note 2 12-bit ADC mode, See Note 2	
			Analo	g Input				
AD12	VINH	Input Voltage Range VINH	VINL	_	Vrefh	V	This voltage reflects Sample and Hold Channels 0, 1, 2 and 3 (CH0-CH3), positive input	
AD13	VINL	Input Voltage Range VINL	VREFL		AVss + 1V	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), negative input	
AD17	Rin	Recommended Imped- ance of Analog Voltage Source			200 200	$\Omega \ \Omega$	10-bit ADC 12-bit ADC	

Note 1: These parameters are not characterized or tested in manufacturing.

查询dsPIC33FJ128MC506供应商 TABLE 26-40: ADC MODULE SPECIFICATIONS (12-BIT MODE)

AC CHA	RACTERIS	STICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions	
		ADC Accuracy (12-bit Mod	de) – Mea	sureme	nts with	externa	I VREF+/VREF-	
AD20a	Nr	Resolution	12	2 data bi	ts	bits		
AD21a	INL	Integral Nonlinearity	-2	_	+2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD22a	DNL	Differential Nonlinearity	>-1	_	<1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD23a	Gerr	Gain Error	1.25	1.5	3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD24a	EOFF	Offset Error	1.25	1.52	2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD25a	—	Monotonicity			_	_	Guaranteed	
		ADC Accuracy (12-bit Mo	de) – Mea	asureme	nts with	interna	I VREF+/VREF-	
AD20b	Nr	Resolution	12	2 data bi	ts	bits		
AD21b	INL	Integral Nonlinearity	-2		+2	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD22b	DNL	Differential Nonlinearity	>-1	_	<1	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD23b	Gerr	Gain Error	2	3	7	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD24b	EOFF	Offset Error	2	3	5	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD25b	—	Monotonicity	_		_	_	Guaranteed	
		Dynami	c Perforn	nance (1	2-bit Mo	de)		
AD30a	THD	Total Harmonic Distortion	-77	-69	-61	dB		
AD31a	SINAD	Signal to Noise and Distortion	59	63	64	dB	_	
AD32a	SFDR	Spurious Free Dynamic Range	63	72	74	dB	_	
AD33a	Fnyq	Input Signal Bandwidth	_		250	kHz	—	
AD34a	ENOB	Effective Number of Bits	10.95	11.1		bits		

查询dsPIC33FJ128MC506供应商

TABLE 26-41: ADC MODULE SPECIFICATIONS (10-BIT MODE)

AC CHA	RACTERIS	TICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions	
		ADC Accuracy (10-bit Mode) – Meas	uremen	ts with e	xternal	VREF+/VREF-	
AD20c	Nr	Resolution	1	0 data bi	ts	bits		
AD21c	INL	Integral Nonlinearity	-1.5	-	+1.5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD22c	DNL	Differential Nonlinearity	>-1	—	<1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD23c	Gerr	Gain Error	1	3	6	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD24c	EOFF	Offset Error	1	2	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD25c	—	Monotonicity		_		—	Guaranteed	
		ADC Accuracy (10-bit Mode	e) – Meas	uremen	ts with i	nternal	VREF+/VREF-	
AD20d	Nr	Resolution	1	0 data bi	ts	bits		
AD21d	INL	Integral Nonlinearity	-1	_	+1	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD22d	DNL	Differential Nonlinearity	>-1	_	<1	LSb	VINL = AVss = 0V, AVDD = 3.6V	
AD23d	Gerr	Gain Error	1	5	6	LSb	VINL = AVss = 0V, AVDD = 3.6V	
AD24d	EOFF	Offset Error	1	2	3	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD25d	—	Monotonicity	—	—	—		Guaranteed	
		Dynamic	Performa	nce (10	bit Mod	e)		
AD30b	THD	Total Harmonic Distortion		-64	-67	dB	—	
AD31b	SINAD	Signal to Noise and Distortion	_	57	58	dB	—	
AD32b	SFDR	Spurious Free Dynamic Range	_	60	62	dB	_	
AD33b	Fnyq	Input Signal Bandwidth		_	550	kHz	_	
AD34b	ENOB	Effective Number of Bits	9.1	9.7	9.8	bits		

查询dsPIC33FJ128MC506供应商 FIGURE 26-23: ADC CONVERSION (12-BIT MODE) TIMING CHARACTERISTICS (ASAM = 0, SSRC<2:0> = 000) AD50 ADCLK Instruction Set SAMP Clear SAMP Execution SAMP 1 ch0_dischrg ı ch0_samp eoc AD61 AD60 TSAMP AD55 CONV 1 1 ADxIF Buffer(0) 2 8 9 1 3456 0 Software sets ADxCON. SAMP to start sampling. (2) - Sampling starts after discharge period. TSAMP is described in Section 16. "Analog-to-Digital Converter (ADC)" (DS70183) in the "dsPIC33F Family Reference Manual". 3 - Software clears ADxCON. SAMP to start conversion. (4) - Sampling ends, conversion sequence starts. 5 – Convert bit 11. (6) - Convert bit 10. ⑦ – Convert bit 1. 8 – Convert bit 0. (9) – One TAD for end of conversion.

查询dsPIC33FJ128MC506供应商

TABLE 26-42: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS


AC CHA	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq \ TA \leq +85^{\circ}C \ for \ Industrial \end{array}$								
Param No.	Symbol	Characteristic	Min.	Min. Typ ⁽¹⁾ Max. Units C								
	Clock Parameters											
AD50a	TAD	ADC Clock Period	117.6			ns						
AD51a	tRC	ADC Internal RC Oscillator Period	—	250	_	ns	_					
	Conversion Rate											
AD55a	tCONV	Conversion Time		14 Tad			—					
AD56a	FCNV	Throughput Rate	_	_	500	ksps	—					
AD57a	TSAMP	Sample Time	3.0 Tad			_	—					
		Timin	g Parame	ters								
AD60a	tPCS	Conversion Start from Sample Trigger ⁽²⁾	2.0 TAD	—	3.0 Tad	—	_					
AD61a	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽²⁾	2.0 TAD	—	3.0 Tad	_	_					
AD62a	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾	—	0.5 Tad	_	—	_					
AD63a	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ^(2,3)	—		20	μs						

Note 1: These parameters are characterized but not tested in manufacturing.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.


3: tDPU is the time required for the ADC module to stabilize when it is turned on (AD1CON1<ADON> = 1). During this time, the ADC result is indeterminate.

查询dsPIC33FJ128MC506供应商 FIGURE 26-24: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 0, SSRC<2:0> = 000)



查询dsPIC33FJ128MC506供应商

FIGURE 26-25: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)



查询dsPIC33FJ128MC506供应商

TABLE 26-43: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

АС СН	AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$						
Param No.	Symbol	Characteristic	Min. Typ ⁽¹⁾ Max. Units Conditions							
AD50b	TAD	ADC Clock Period	76		_	ns	—			
AD51b	tRC	ADC Internal RC Oscillator Period	—	250	—	ns	—			
	Conversion Rate									
AD55b	tCONV	Conversion Time	—	12 TAD	—	_	—			
AD56b	FCNV	Throughput Rate	—	—	1.1	Msps	—			
AD57b	TSAMP	Sample Time	2 Tad	—	—	_	—			
		Timir	ig Param	eters						
AD60b	tPCS	Conversion Start from Sample Trigger ⁽²⁾	2.0 TAD	_	3.0 Tad	_	Auto-Convert Trigger (SSRC<2:0> = 111) not selected			
AD61b	tpss	Sample Start from Setting Sample (SAMP) bit ⁽²⁾	2.0 Tad	—	3.0 Tad		—			
AD62b	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾	—	0.5 Tad	—	_	—			
AD63b	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ^(2,3)			20	μs	_			

Note 1: These parameters are characterized but not tested in manufacturing.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

3: tDPU is the time required for the ADC module to stabilize when it is turned on (AD1CON1<ADON> = 1). During this time, the ADC result is indeterminate.


查询dsPIC33FJ128MC506供应商 NOTES:

查询dsPIC33FJ128MC506供应商

27.0 PACKAGING INFORMATION

27.1 Package Marking Information

64-Lead TQFP (10x10x1 mm)




查询dsPIC33FJ128MC506供应商

27.2 Package Details

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Number of Leads	Ν	64				
Lead Pitch	е		0.50 BSC			
Overall Height	Α	-	-	1.20		
Molded Package Thickness	A2	0.95	1.00	1.05		
Standoff	A1	0.05	-	0.15		
Foot Length	L	0.45	0.60	0.75		
Footprint	L1		1.00 REF			
Foot Angle	φ	0°	3.5°	7°		
Overall Width	E		12.00 BSC			
Overall Length	D		12.00 BSC			
Molded Package Width	E1		10.00 BSC			
Molded Package Length	D1		10.00 BSC			
Lead Thickness	с	0.09	-	0.20		
Lead Width	b	0.17	0.22	0.27		
Mold Draft Angle Top	α	11° 12° 13°				
Mold Draft Angle Bottom	β	11°	12°	13°		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

查询dsPIC33FJ128MC506供应商

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085A

查询dsPIC33FJ128MC506供应商

80-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Number of Leads	Ν	80			
Lead Pitch	е	0.50 BSC			
Overall Height	Α	_	-	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	¢	0° 3.5° 7°			
Overall Width	E	14.00 BSC			
Overall Length	D	14.00 BSC			
Molded Package Width	E1	12.00 BSC			
Molded Package Length	D1	12.00 BSC			
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.17	0.22	0.27	
Mold Draft Angle Top	α	11°	12°	13°	
Mold Draft Angle Bottom	β	11°	12°	13°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-092B

查询dsPIC33FJ128MC506供应商

80-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E	0.50 BSC			
Contact Pad Spacing	C1		13.40		
Contact Pad Spacing	C2		13.40		
Contact Pad Width (X80)	X1			0.30	
Contact Pad Length (X80)	Y1			1.50	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2092A

查询dsPIC33FJ128MC506供应商

100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B

查询dsPIC33FJ128MC506供应商

100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIM		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.40 BSC		
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X100)	X1			0.20
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100A

查询dsPIC33FJ128MC506供应商

100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX
Number of Leads	N	100		
Lead Pitch	е	0.50 BSC		
Overall Height	А	-	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Foot Angle	φ	0° 3.5° 7°		
Overall Width	E	16.00 BSC		
Overall Length	D	16.00 BSC		
Molded Package Width	E1	14.00 BSC		
Molded Package Length	D1	14.00 BSC		
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.17	0.22	0.27
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B

查询dsPIC33FJ128MC506供应商

100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIM	ETERS	
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		15.40	
Contact Pad Spacing	C2		15.40	
Contact Pad Width (X100)	X1			0.30
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110A

查询dsPIC33FJ128MC506供应商 NOTES:

查询dsPIC33FJ128MC506供应商 APPENDIX A: REVISION HISTORY

Revision A (June 2007)

Initial release of this document.

Revision B (March 2008)

This revision includes minor typographical and formatting changes throughout the data sheet text.

The major changes are referenced by their respective section in the following table.

TABLE A-1: MAJOR SECTION UPDAT	125
Section Name	Update Description
Section 3.0 "Memory Organization"	Updated Change Notification Register Map table title to reflect application with dsPIC33FJXXXMCX10 devices (Table 3-2).
	Added Change Notification Register Map tables (Table 3-3 and Table 3-4) for dsPIC33FJXXXMCX08 and dsPIC33FJXXXMCX06 devices, respectively.
	Updated SFR names in 8-Output PWM Register Map (Table 3-9).
	Updated SFR names in QEI Register Map (Table 3-10).
	Updated the bit range for AD1CON3 (ADCS<7:0>) in the ADC1 Register Map and added Note 1 (Table 3-17).
	Updated the bit range for AD2CON3 (ADCS<7:0>) in the ADC2 Register Map (Table 3-18).
	Updated the Reset value for C1FEN1 (FFFF) in the ECAN1 Register Map When C1CTRL1.WIN = 0 or 1 (Table 3-20).
	Updated the Reset value for C2FEN1 (FFFF) in the ECAN2 Register Map When C2CTRL1.WIN = 0 or 1 and updated the title to reflect application for dsPIC33FJXXXMC708/710 devices (Table 3-23).
	Updated the title for the ECAN2 Register Map When C2CTRL1.WIN = 0 to reflect application toward dsPIC33FJXXXMC708/710 devices (Table 3-24).
	Updated the title for the ECAN2 Register Map When C2CTRL1.WIN = 1 to reflect application with dsPIC33FJXXXMC708/710 devices (Table 3-25).
	Updated Reset value for TRISA (C6FF) and changed the bit 12 and bit 13 values for all File Names to unimplemented in the PORTA Register Map (Table 3-26).
	Added PMD Register Map (Table 4-35).
Section 5.0 "Reset"	Added POR and BOR references in Reset Flag Bit Operation (Table 5-1).
Section 7.0 "Direct Memory Access (DMA)"	Updated the table cross-reference in Note 2 in the DMAxREQ register (Register 7-2).

TABLE A-1: MAJOR SECTION UPDATES

查询dsPIC33FJ128MC506供应商

TABLE A-1: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 8.0 "Oscillator Configuration"	Updated the third clock source item (External Clock) in Section 8.1.1 "System Clock Sources".
	Added the center frequency in the OSCTUN register for the FRC Tuning bits (TUN<5:0>) value 011111 and updated the center frequency for bits value 011110 (Register 8-4).
Section 15.0 "Motor Control PWM Module"	Removed sections 15.1 through 15.16 (redundant information, which is now available in the related section in the <i>"dsPlC33F Family Reference Manual"</i>).
	Updated SFR names in the PWM Module Block Diagram (Figure 15- 1).
	Updated all register names (Register 16-1 through Register 15-15).
Section 16.0 "Quadrature Encoder Interface (QEI) Module"	Removed sections 16.1 through 16.9 (redundant information, which is now available in the related section in the <i>"dsPlC33F Family Reference Manual"</i>).
	Updated names in Quadrature Encoder Interface Block Diagram (Figure 16-1).
	Updated register names (Register 16-1 and Register 16-2).
Section 17.0 "Serial Peripheral Interface (SPI)"	Removed redundant information, which is now available in the related section in the "dsPIC33F Family Reference Manual".
Section 18.0 "Inter-Integrated Circuit™ (I ² C™)"	Removed sections 18.3 through 18.14, while retaining the I ² C Block Diagram (Figure 18-1) (redundant information, which is now available in the related section in the <i>"dsPIC33F Family Reference Manual"</i>).
Section 19.0 "Universal Asynchronous Receiver Transmitter (UART)"	Removed sections 19.1 through 19.7 (redundant information, which is now available in the related section in the <i>"dsPIC33F Family Reference Manual"</i>).
Section 20.0 "Enhanced CAN (ECAN™) Module"	Removed sections 20.4 through 20.6 (redundant information, which is now available in the related section in the <i>"dsPIC33F Family Reference Manual"</i>).
	Updated Baud Rate Prescaler (BRP<5:0>) bit values in the CiCFG1 register (Register 20-9).
	Changed default bit value from '0' to '1' for bits 6 through 15 (FLTEN6-FLTEN15) in the CiFEN1 register (Register 20-11).
Section 21.0 "10-Bit/12-Bit Analog-to- Digital Converter (ADC)"	Removed Equation 21-1 (ADC Conversion Clock Period) and Figure 21-3 (ADC Transfer Function (10-Bit Example) in Section 21.0 "10-bit/12-bit Analog-to-Digital Converter (ADC)"
	Updated AN14 and AN15 ADC values in the ADC2 Module Block Diagram (Figure 21-2).
	Added Note 2 to ADC Conversion Clock Period Block Diagram (Figure 21-3).
	Added Note to ADxCHS0 register (Register 21-6).
	Updated ADC Conversion Clock Select bits in the ADxCON3 register from ADCS< 5 :0> to ADCS< 7 :0>. Any references to these bits have also been updated throughout this data sheet (Register 21-3).

查询dsPIC33FJ128MC506供应商 TABLE A-1: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 22.0 "Special Features"	Added a Note after the second paragraph in Section 22.2 "On-Chip Voltage Regulator".
	Updated address 0xF8000E in the Device Configuration Register Map (Table 22-1).
	Added FICD register content (BKBUG, COE, JTAGEN and ICS<1:0>) to the dsPIC33F Configuration Bits Description and removed the last two rows (Table 22-2).

查询dsPIC33FJ128MC506供应商 Revision C (March 2009)

This revision includes minor typographical and formatting changes throughout the data sheet text.

Global changes include:

- Changed all instances of OSCI to OSC1 and OSC0 to OSC2
- Changed all instances of VDDCORE and VDDCORE/ VCAP to VCAP/VDDCORE

The other changes are referenced by their respective section in the following table.

TABLE A-2: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-Bit Digital Signal Controllers"	Updated all pin diagrams to denote the pin voltage tolerance (see " Pin Diagrams ").
	Added Note 2 to the 28-Pin QFN-S and 44-Pin QFN pin diagrams, which references pin connections to Vss.
Section 1.0 "Device Overview"	Updated AVDD in the PINOUT I/O Descriptions (see Table 1-1).
Section 2.0 "Guidelines for Getting Started with 16-Bit Digital Signal Controllers"	Added new section to the data sheet that provides guidelines on getting started with 16-bit Microcontrollers.
Section 4.0 "Memory Organization"	Add Accumulator A and B SFRs (ACCAL, ACCAH, ACCAU, ACCBL, ACCBH and ACCBU) and updated the Reset value for CORCON in the CPU Core Register Map (see Table 4-1).
	Updated Reset values for IPC3, IPC4, IPC11 and IPC13-IPC15 in the Interrupt Controller Register Map (see Table 4-5).
	Updated the Reset value for CLKDIV in the System Control Register Map (see Table 4-33).
Section 5.0 "Flash Program Memory"	Updated Section 5.3 "Programming Operations" with programming time formula.
Section 9.0 "Oscillator Configuration"	Added Note 2 to the Oscillator System Diagram (see Figure 9-1).
	Updated default bit values for DOZE<2:0> and FRCDIV<2:0> in the Clock Divisor (CLKDIV) Register (see Register 9-2).
	Added a paragraph regarding FRC accuracy at the end of Section 9.1.1 " System Clock Sources ".
	Added Note 1 to the FRC Oscillator Tuning (OSCTUN) Register (see Register 9-4).
Section 10.0 "Power-Saving	Added the following registers:
Features"	PMD1: Peripheral Module Disable Control Register 1 (Register 10-1)
	• PMD2: Peripheral Module Disable Control Register 2 (Register 10-2)
	PMD3: Peripheral Module Disable Control Register 3 (Register 10-3)
Section 11.0 "I/O Ports"	Added reference to pin diagrams for I/O pin availability and functionality (see Section 11.2 "Open-Drain Configuration").
Section 18.0 "Serial Peripheral Interface (SPI)"	Added Note 2 to the SPIxCON1 register (see Register 18-2).
Section 20.0 "Universal Asynchronous Receiver Transmitter (UART)"	Updated the UTXINV bit settings in the UxSTA register (see Register 20-2).

查询dsPIC33FJ128MC506供应商 TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)

TABLE A-2. MAJOR SECTION OF DATES (CONTINUED)		
Section Name	Update Description	
Section 21.0 "Enhanced CAN (ECAN™) Module"	Changed bit 11 in the ECAN Control Register 1 (CiCTRL1) to Reserved (see Register 21-1).	
	Added the ECAN Filter 15-8 Mask Selection (CiFMSKSEL2) register (see Register 21-19).	
Section 22.0 "10-Bit/12-Bit Analog-to- Digital Converter (ADC)"	Replaced the ADC Module Block Diagram (see Figure 22-1) and removed Figure 21-2.	
Section 23.0 "Special Features"	Added Note 2 to the Device Configuration Register Map (see Table 23-1).	
Section 26.0 "Electrical Characteristics"	Updated Typical values for Thermal Packaging Characteristics (see Table 26-3).	
	Updated Min and Max values for parameter DC12 (RAM Data Retention Voltage) and added Note 4 (see Table 26-4).	
	Updated Power-Down Current Max values for parameters DC60b and DC60c (see Table 26-7).	
	Updated Characteristics for I/O Pin Input Specifications (see Table 26-9).	
	Updated Program Memory values for parameters 136, 137 and 138 (renamed to 136a, 137a and 138a), added parameters 136b, 137b and 138b, and added Note 2 (see Table 26-12).	
	Added parameter OS42 (GM) to the External Clock Timing Requirements (see Table 26-16).	
	Updated Watchdog Timer Time-out Period parameter SY20 (see Table 26-21).	

查询dsPIC33FJ128MC506供应商 NOTES:

查询dsPIC33FJ128MC506供应商 INDEX

Α

A/D Converter	
DMA	
Initialization	
Key Features	
AC Characteristics	
Internal RC Accuracy	
Load Conditions	
ADC Module	
ADC11 Register Map	
ADC2 Register Map	
Alternate Interrupt Vector Table (AIVT)	
Arithmetic Logic Unit (ALU)	
Assembler	
MPASM Assembler	

В

Darral Chiffor	22
Barrel Shifter	
Bit-Reversed Addressing	
Example	
Implementation	
Sequence Table (16-Entry)	67
Block Diagrams	
16-bit Timer1 Module	163
A/D Module	
Connections for On-Chip Voltage Regulator	258
Device Clock	143, 145
DSP Engine	
dsPIC33F	14
dsPIC33F CPU Core	
ECAN Module	
Input Capture	171
Output Compare	
PLL	
PWM Module	
Quadrature Encoder Interface	
Reset System	
Shared Port Structure	
SPI	
Timer2 (16-bit)	
Timer2/3 (32-bit)	
Watchdog Timer (WDT)	

С

C Compilers	
MPLAB C18	270
MPLAB C30	270
Clock Switching	151
Enabling	151
Sequence	151
Code Examples	
Erasing a Program Memory Page	76
Initiating a Programming Sequence	77
Loading Write Buffers	77
Port Write/Read	162
PWRSAV Instruction Syntax	153
Code Protection	253, 260
Configuration Bits	
Configuration Register Map	253
Configuring Analog Port Pins	
CPU	
Control Register	

CPU Clocking System	
Options	
Selection	144
Customer Change Notification Service	335
Customer Notification Service	335
Customer Support	335
п	

Data Accumulators and Adder/Subtractor	31
Data Space Write Saturation	33
Overflow and Saturation	31
Round Logic	32
Write Back	32
Data Address Space	37
Alignment	
Memory Map for dsPIC33FJXXXMCX06/X08/X10	De-
vices with 16 KB RAM	
Memory Map for dsPIC33FJXXXMCX06/X08/X10	De-
vices with 30 KB RAM	
Memory Map for dsPIC33FJXXXMCX06/X08/X10	De-
vices with 8 KB RAM	38
Near Data Space	
Software Stack	63
Width	37
DC Characteristics	274
I/O Pin Input Specifications	279
I/O Pin Output Specifications	280
Idle Current (IIDLE)	277
Operating Current (IDD)	
Power-Down Current (IPD)	278
Program Memory	
Temperature and Voltage Specifications	275
Development Support	269
DMA Module	
DMA Register Map	
DMAC Registers	
DMAxCNT	
DMAxCON	
DMAxPAD	
DMAxREQ	
DMAxSTA	
DMAxSTB	
DSP Engine	
Multiplier	31

Ε

ECAN Module	
CiFMSKSEL2 register 2	33
ECAN1 Register Map (C1CTRL1.WIN = 0 or 1)	55
ECAN1 Register Map (C1CTRL1.WIN = 0)	55
ECAN1 Register Map (C1CTRL1.WIN = 1)	56
ECAN2 Register Map (C2CTRL1.WIN = 0 or 1)	58
ECAN2 Register Map (C2CTRL1.WIN = 0) 58,	59
Frame Types 2	15
Modes of Operation 2	17
Overview2	15
ECAN Registers	
Filter 15-8 Mask Selection Register (CiFMSKSEL2) 2	33
Electrical Characteristics 2	73
AC 2	82
Enhanced CAN Module 2	15
Equations	
Device Operating Frequency1	44
Errata	11

查询dsPIC33FJ128MC506供应商 F

Flash Program Memory	
Control Registers	
Operations	
Programming Algorithm	
RTSP Operation Table Instructions	
Flexible Configuration	
FSCM	200
Delay for Crystal and PLL Clock Sources	
Device Resets	
1	
•	
I/O Ports	
Parallel I/O (PIO)	
Write/Read Timing I ² C	162
Addresses	202
Operating Modes	
Registers	
I ² C Module	
I2C1 Register Map	50
I2C2 Register Map	
In-Circuit Debugger	
In-Circuit Emulation	
In-Circuit Serial Programming (ICSP)	
Input Capture	,
Registers	172
Input Change Notification Module	162
Instruction Addressing Modes	
File Register Instructions	63
Fundamental Modes Supported	64
MAC Instructions	64
MCU Instructions	
Move and Accumulator Instructions	
Other Instructions	64
Instruction Set	
Overview	
Summary	
Instruction-Based Power-Saving Modes	
Idle	
Sleep Internal RC Oscillator	155
Use with WDT	250
Internet Address	
Interrupt Control and Status Registers	
IECx	
IFSx	
INTCON1	
INTCON2	
IPCx	
Interrupt Setup Procedures	131
Initialization	
Interrupt Disable	
Interrupt Service Routine	
Trap Service Routine	
Interrupt Vector Table (IVT)	
Interrupts Coincident with Power Save Instructions	154
J	
-	050
JTAG Boundary Scan Interface	
Μ	
Memory Organization	
Microchip Internet Web Site	

Modes of Operation
Disable
Initialization 217
Listen All Messages 217
Listen Only 217
Loopback
Normal Operation
Modulo Addressing 64
Applicability
Operation Example 65
Start and End Address 65
W Address Register Selection 65
Motor Control PWM 177
Motor Control PWM Module
8-Output Register Map 49
MPLAB ASM30 Assembler, Linker, Librarian 270
MPLAB ICD 2 In-Circuit Debugger 271
MPLAB ICE 2000 High-Performance Universal In-Circuit Em-
ulator
MPLAB Integrated Development Environment Software 269
MPLAB PM3 Device Programmer 271
MPLAB REAL ICE In-Circuit Emulator System 271
MPLINK Object Linker/MPLIB Object Librarian 270
Ν
NVM Module
Register Map 62

0

Open-Drain Configuration	162
Output Compare	173

Ρ

Packaging	315
Details	316
Marking	315
Peripheral Module Disable (PMD)	
PICSTART Plus Development Programmer	272
Pinout I/O Descriptions (table)	
PMD Module	
Register Map	62
POR and Long Oscillator Start-up Times	83
PORTA	
Register Map	60
PORTB	
Register Map	60
PORTC	
Register Map	61
PORTD	
Register Map	61
PORTE	
Register Map	61
PORTF	
Register Map	61
PORTG	
Register Map	62
Power-Saving Features	153
Clock Frequency and Switching	
Program Address Space	
Construction	
Data Access from Program Memory Using	-
Space Visibility	
Data Access from Program Memory Using Table	
tions	
Data Access from, Address Generation	
Memory Map	35

查询dsPIC33FJ128MC506供应商

Table Read Instructions
TBLRDH70
TBLRDL70
Visibility Operation71
Program Memory
Interrupt Vector
Organization
Reset Vector
•
Q
Quadrature Encoder Interface (QEI)
Quadrature Encoder Interface (QEI) Module
Register Map 50
D
R
Reader Response
Registers
ADxCHS0 (ADCx Input Channel 0 Select250
ADxCHS123 (ADCx Input Channel 1, 2, 3 Select) 249
ADxCON1 (ADCx Control 1)244
ADxCON2 (ADCx Control 2)246
ADxCON3 (ADCx Control 3)247
ADxCON4 (ADCx Control 4)248
ADxCSSH (ADCx Input Scan Select High)251
ADxCSSL (ADCx Input Scan Select Low) 251
ADxPCFGH (ADCx Port Configuration High)
ADxPCFGL (ADCx Port Configuration Low)
CiBUFPNT1 (ECAN Filter 0-3 Buffer Pointer)
CiBUFPNT2 (ECAN Filter 4-7 Buffer Pointer)
CiBUFPNT3 (ECAN Filter 8-11 Buffer Pointer) 229
CiBUFPNT4 (ECAN Filter 12-15 Buffer Pointer) 230
CiCFG1 (ECAN Baud Rate Configuration 1)
CiCFG2 (ECAN Baud Rate Configuration 2)
CiCTRL1 (ECAN Control 1) 218
CiCTRL2 (ECAN Control 2)
CiEC (ECAN Transmit/Receive Error Count)
CIFCTRL (ECAN FIFO Control)
CiFEN1 (ECAN Acceptance Filter Enable)
CiFIFO (ECAN FIFO Status)222
CiFMSKSEL1 (ECAN Filter 7-0 Mask Selection) 232,
233
CiINTE (ECAN Interrupt Enable)
CiINTF (ECAN Interrupt Flag)223
CiRXFnEID (ECAN Acceptance Filter n Extended Identi-
fier)
CiRXFnSID (ECAN Acceptance Filter n Standard Identi-
fier)
CiRXFUL1 (ECAN Receive Buffer Full 1)
CiRXFUL2 (ECAN Receive Buffer Full 2)
CiRXMnEID (ECAN Acceptance Filter Mask n Extended
Identifier)234
CiRXMnSID (ECAN Acceptance Filter Mask n Standard
Identifier)234
CiRXOVF1 (ECAN Receive Buffer Overflow 1) 236
CiRXOVF2 (ECAN Receive Buffer Overflow 2) 236
CiTRBnDLC (ECAN Buffer n Data Length Control) 239
CiTRBnDm (ECAN Buffer n Data Field Byte m) 239
CiTRBnEID (ECAN Buffer n Extended Identifier) 238
CiTRBnSID (ECAN Buffer n Standard Identifier) 238
CiTRBnSTAT (ECAN Receive Buffer n Status) 240
CiTRmnCON (ECAN TX/RX Buffer m Control)
CiVEC (ECAN Interrupt Code)
CLKDIV (Clock Divisor)148
CORCON (Core Control)
DFLTCON (QEI Control)
DMACS0 (DMA Controller Status 0)

DMAxCNT (DMA Channel x Transfer Count) 138
DMAxCON (DMA Channel x Control) 135
DMAxPAD (DMA Channel x Peripheral Address) 138
DMAxREQ (DMA Channel x IRQ Select)
DMAxSTA (DMA Channel x RAM Start Address A). 137
DMAxSTB (DMA Channel x RAM Start Address B). 137
DSADR (Most Recent DMA RAM Address)
DTCON1 (Dead-Time Control 1)
FLTACON (Fault A Control)
FLTBCON (Fault & Control)
I2CxCON (I2Cx Control)
I2CxMSK (I2Cx Slave Mode Address Mask)
I2CxSTAT (I2Cx Status)
ICxCON (Input Capture x Control)
IEC0 (Interrupt Enable Control 0)
IEC1 (Interrupt Enable Control 1) 105
IEC2 (Interrupt Enable Control 2) 107
IEC3 (Interrupt Enable Control 3) 109
IEC4 (Interrupt Enable Control 4) 111
IFS0 (Interrupt Flag Status 0)
IFS1 (Interrupt Flag Status 1)
IFS2 (Interrupt Flag Status 2)
IFS3 (Interrupt Flag Status 3) 100
IFS4 (Interrupt Flag Status 4) 102
INTCON1 (Interrupt Control 1) 91
INTCON2 (Interrupt Control 2)
INTTREG Interrupt Control and Status Register 130
IPC0 (Interrupt Priority Control 0) 112
IPC1 (Interrupt Priority Control 1)
IPC10 (Interrupt Priority Control 10)
IPC11 (Interrupt Priority Control 11)
IPC12 (Interrupt Priority Control 12)
IPC13 (Interrupt Priority Control 13)
IPC15 (Interrupt Priority Control 15)
IPC:16 (Interrupt Priority Control 16) 128
IPC16 (Interrupt Priority Control 16)
IPC17 (Interrupt Priority Control 17) 129
IPC17 (Interrupt Priority Control 17)
IPC17 (Interrupt Priority Control 17)129IPC2 (Interrupt Priority Control 2)114IPC3 (Interrupt Priority Control 3)115
IPC17 (Interrupt Priority Control 17) 129 IPC2 (Interrupt Priority Control 2) 114 IPC3 (Interrupt Priority Control 3) 115 IPC4 (Interrupt Priority Control 4) 116
IPC17 (Interrupt Priority Control 17)129IPC2 (Interrupt Priority Control 2)114IPC3 (Interrupt Priority Control 3)115
IPC17 (Interrupt Priority Control 17) 129 IPC2 (Interrupt Priority Control 2) 114 IPC3 (Interrupt Priority Control 3) 115 IPC4 (Interrupt Priority Control 4) 116 IPC5 (Interrupt Priority Control 5) 117 IPC6 (Interrupt Priority Control 6) 118 IPC7 (Interrupt Priority Control 7) 119
IPC17 (Interrupt Priority Control 17) 129 IPC2 (Interrupt Priority Control 2) 114 IPC3 (Interrupt Priority Control 3) 115 IPC4 (Interrupt Priority Control 4) 116 IPC5 (Interrupt Priority Control 5) 117 IPC6 (Interrupt Priority Control 6) 118 IPC7 (Interrupt Priority Control 7) 119 IPC8 (Interrupt Priority Control 8) 120
IPC17 (Interrupt Priority Control 17) 129 IPC2 (Interrupt Priority Control 2) 114 IPC3 (Interrupt Priority Control 3) 115 IPC4 (Interrupt Priority Control 4) 116 IPC5 (Interrupt Priority Control 5) 117 IPC6 (Interrupt Priority Control 6) 118 IPC7 (Interrupt Priority Control 7) 119 IPC8 (Interrupt Priority Control 8) 120 IPC9 (Interrupt Priority Control 9) 121
IPC17 (Interrupt Priority Control 17) 129 IPC2 (Interrupt Priority Control 2) 114 IPC3 (Interrupt Priority Control 3) 115 IPC4 (Interrupt Priority Control 4) 116 IPC5 (Interrupt Priority Control 5) 117 IPC6 (Interrupt Priority Control 6) 118 IPC7 (Interrupt Priority Control 6) 119 IPC8 (Interrupt Priority Control 8) 120 IPC9 (Interrupt Priority Control 9) 121 NVMCOM (Flash Memory Control) 75
IPC17 (Interrupt Priority Control 17) 129 IPC2 (Interrupt Priority Control 2) 114 IPC3 (Interrupt Priority Control 3) 115 IPC4 (Interrupt Priority Control 4) 116 IPC5 (Interrupt Priority Control 5) 117 IPC6 (Interrupt Priority Control 6) 118 IPC7 (Interrupt Priority Control 6) 119 IPC8 (Interrupt Priority Control 7) 119 IPC8 (Interrupt Priority Control 8) 120 IPC9 (Interrupt Priority Control 9) 121 NVMCOM (Flash Memory Control) 75 OCxCON (Output Compare x Control) 175
IPC17 (Interrupt Priority Control 17) 129 IPC2 (Interrupt Priority Control 2) 114 IPC3 (Interrupt Priority Control 3) 115 IPC4 (Interrupt Priority Control 4) 116 IPC5 (Interrupt Priority Control 5) 117 IPC6 (Interrupt Priority Control 6) 118 IPC7 (Interrupt Priority Control 6) 119 IPC8 (Interrupt Priority Control 7) 119 IPC8 (Interrupt Priority Control 8) 120 IPC9 (Interrupt Priority Control 9) 121 NVMCOM (Flash Memory Control) 75 OCxCON (Output Compare x Control) 175 OSCCON (Oscillator Control) 146
IPC17 (Interrupt Priority Control 17) 129 IPC2 (Interrupt Priority Control 2) 114 IPC3 (Interrupt Priority Control 3) 115 IPC4 (Interrupt Priority Control 4) 116 IPC5 (Interrupt Priority Control 5) 117 IPC6 (Interrupt Priority Control 6) 118 IPC7 (Interrupt Priority Control 6) 119 IPC8 (Interrupt Priority Control 7) 119 IPC8 (Interrupt Priority Control 8) 120 IPC9 (Interrupt Priority Control 9) 121 NVMCOM (Flash Memory Control) 75 OCxCON (Output Compare x Control) 175 OSCCON (Oscillator Control) 146 OSCTUN (FRC Oscillator Tuning) 150
IPC17 (Interrupt Priority Control 17) 129 IPC2 (Interrupt Priority Control 2) 114 IPC3 (Interrupt Priority Control 3) 115 IPC4 (Interrupt Priority Control 4) 116 IPC5 (Interrupt Priority Control 5) 117 IPC6 (Interrupt Priority Control 6) 118 IPC7 (Interrupt Priority Control 6) 119 IPC8 (Interrupt Priority Control 7) 119 IPC8 (Interrupt Priority Control 8) 120 IPC9 (Interrupt Priority Control 9) 121 NVMCOM (Flash Memory Control) 75 OCxCON (Output Compare x Control) 175 OSCCON (Oscillator Control) 146 OSCTUN (FRC Oscillator Tuning) 150 OVDCON (Override Control) 188
IPC17 (Interrupt Priority Control 17) 129 IPC2 (Interrupt Priority Control 2) 114 IPC3 (Interrupt Priority Control 3) 115 IPC4 (Interrupt Priority Control 4) 116 IPC5 (Interrupt Priority Control 5) 117 IPC6 (Interrupt Priority Control 6) 118 IPC7 (Interrupt Priority Control 6) 119 IPC8 (Interrupt Priority Control 7) 119 IPC8 (Interrupt Priority Control 8) 120 IPC9 (Interrupt Priority Control 9) 121 NVMCOM (Flash Memory Control) 75 OCxCON (Output Compare x Control) 175 OSCCON (Oscillator Control) 146 OSCTUN (FRC Oscillator Tuning) 150 OVDCON (Override Control) 188 PDC1 (PWM Duty Cycle 1) 189
IPC17 (Interrupt Priority Control 17) 129 IPC2 (Interrupt Priority Control 2) 114 IPC3 (Interrupt Priority Control 3) 115 IPC4 (Interrupt Priority Control 4) 116 IPC5 (Interrupt Priority Control 5) 117 IPC6 (Interrupt Priority Control 6) 118 IPC7 (Interrupt Priority Control 6) 118 IPC7 (Interrupt Priority Control 7) 119 IPC8 (Interrupt Priority Control 8) 120 IPC9 (Interrupt Priority Control 9) 121 NVMCOM (Flash Memory Control) 75 OCxCON (Output Compare x Control) 175 OSCCON (Oscillator Control) 146 OSCTUN (FRC Oscillator Tuning) 150 OVDCON (Override Control) 188 PDC1 (PWM Duty Cycle 1) 189
IPC17 (Interrupt Priority Control 17) 129 IPC2 (Interrupt Priority Control 2) 114 IPC3 (Interrupt Priority Control 3) 115 IPC4 (Interrupt Priority Control 4) 116 IPC5 (Interrupt Priority Control 5) 117 IPC6 (Interrupt Priority Control 6) 118 IPC7 (Interrupt Priority Control 6) 118 IPC7 (Interrupt Priority Control 7) 119 IPC8 (Interrupt Priority Control 7) 119 IPC9 (Interrupt Priority Control 8) 120 IPC9 (Interrupt Priority Control 9) 121 NVMCOM (Flash Memory Control) 75 OCXCON (Output Compare x Control) 175 OSCCON (Oscillator Control) 146 OSCTUN (FRC Oscillator Tuning) 150 OVDCON (Override Control) 188 PDC1 (PWM Duty Cycle 1) 189 PDC2 (PWM Duty Cycle 2) 189 PDC3 (PWM Duty Cycle 3) 190
IPC17 (Interrupt Priority Control 17) 129 IPC2 (Interrupt Priority Control 2) 114 IPC3 (Interrupt Priority Control 3) 115 IPC4 (Interrupt Priority Control 4) 116 IPC5 (Interrupt Priority Control 5) 117 IPC6 (Interrupt Priority Control 6) 118 IPC7 (Interrupt Priority Control 6) 118 IPC7 (Interrupt Priority Control 7) 119 IPC8 (Interrupt Priority Control 7) 119 IPC9 (Interrupt Priority Control 8) 120 IPC9 (Interrupt Priority Control 9) 121 NVMCOM (Flash Memory Control) 75 OCXCON (Output Compare x Control) 175 OSCCON (Oscillator Control) 146 OSCTUN (FRC Oscillator Tuning) 150 OVDCON (Override Control) 188 PDC1 (PWM Duty Cycle 1) 189 PDC2 (PWM Duty Cycle 2) 189 PDC3 (PWM Duty Cycle 3) 190 PDC4 (PWM Duty Cycle 4) 190
IPC17 (Interrupt Priority Control 17) 129 IPC2 (Interrupt Priority Control 2) 114 IPC3 (Interrupt Priority Control 3) 115 IPC4 (Interrupt Priority Control 4) 116 IPC5 (Interrupt Priority Control 5) 117 IPC6 (Interrupt Priority Control 6) 118 IPC7 (Interrupt Priority Control 6) 118 IPC7 (Interrupt Priority Control 7) 119 IPC8 (Interrupt Priority Control 7) 119 IPC9 (Interrupt Priority Control 8) 120 IPC9 (Interrupt Priority Control 9) 121 NVMCOM (Flash Memory Control) 75 OCXCON (Output Compare x Control) 175 OSCCON (Oscillator Control) 146 OSCTUN (FRC Oscillator Tuning) 150 OVDCON (Override Control) 188 PDC1 (PWM Duty Cycle 1) 189 PDC2 (PWM Duty Cycle 2) 189 PDC3 (PWM Duty Cycle 3) 190 PLLFBD (PLL Feedback Divisor) 149
IPC17 (Interrupt Priority Control 17) 129 IPC2 (Interrupt Priority Control 2) 114 IPC3 (Interrupt Priority Control 3) 115 IPC4 (Interrupt Priority Control 4) 116 IPC5 (Interrupt Priority Control 5) 117 IPC6 (Interrupt Priority Control 6) 118 IPC7 (Interrupt Priority Control 6) 118 IPC7 (Interrupt Priority Control 7) 119 IPC8 (Interrupt Priority Control 7) 119 IPC9 (Interrupt Priority Control 8) 120 IPC9 (Interrupt Priority Control 9) 121 NVMCOM (Flash Memory Control) 75 OCXCON (Output Compare x Control) 175 OSCCON (Oscillator Control) 146 OSCTUN (FRC Oscillator Tuning) 150 OVDCON (Override Control) 188 PDC1 (PWM Duty Cycle 1) 189 PDC3 (PWM Duty Cycle 3) 190 PDC4 (PWM Duty Cycle 4) 190 PLLFBD (PLL Feedback Divisor) 149 PMD1 (Peripheral Module Disable Control Register 1) 1
IPC17 (Interrupt Priority Control 17) 129 IPC2 (Interrupt Priority Control 2) 114 IPC3 (Interrupt Priority Control 3) 115 IPC4 (Interrupt Priority Control 4) 116 IPC5 (Interrupt Priority Control 5) 117 IPC6 (Interrupt Priority Control 6) 118 IPC7 (Interrupt Priority Control 6) 118 IPC7 (Interrupt Priority Control 6) 118 IPC9 (Interrupt Priority Control 7) 119 IPC8 (Interrupt Priority Control 7) 119 IPC9 (Interrupt Priority Control 7) 120 IPC9 (Interrupt Priority Control 9) 121 NVMCOM (Flash Memory Control) 75 OCXCON (Output Compare x Control) 175 OSCCON (Oscillator Control) 146 OSCTUN (FRC Oscillator Tuning) 150 OVDCON (Override Control) 188 PDC1 (PWM Duty Cycle 1) 189 PDC3 (PWM Duty Cycle 3) 190 PDC4 (PWM Duty Cycle 4) 190 PLLFBD (PLL Feedback Divisor) 149 PMD1 (Peripheral Module Disable Control Register 1) 155 PMD2 (Peripheral Module Disable Control Register 2) 10
IPC17 (Interrupt Priority Control 17) 129 IPC2 (Interrupt Priority Control 2) 114 IPC3 (Interrupt Priority Control 3) 115 IPC4 (Interrupt Priority Control 4) 116 IPC5 (Interrupt Priority Control 5) 117 IPC6 (Interrupt Priority Control 6) 118 IPC7 (Interrupt Priority Control 6) 118 IPC7 (Interrupt Priority Control 7) 119 IPC8 (Interrupt Priority Control 7) 119 IPC8 (Interrupt Priority Control 9) 121 NVMCOM (Flash Memory Control) 75 OSCCON (Output Compare x Control) 75 OSCCON (Oscillator Control) 148 PDC1 (PWM Duty Cycle 1) 188 PDC2 (PWM Duty Cycle 2) 189 PDC3 (PWM Duty Cycle 3) 190 PDC4 (PWM Duty Cycle 4) 190 PLLFBD (PLL Feedback Divisor) 149 PMD1 (Peripheral Module Disable Control Register 1) 155
IPC17 (Interrupt Priority Control 17) 129 IPC2 (Interrupt Priority Control 2) 114 IPC3 (Interrupt Priority Control 3) 115 IPC4 (Interrupt Priority Control 4) 116 IPC5 (Interrupt Priority Control 5) 117 IPC6 (Interrupt Priority Control 6) 118 IPC7 (Interrupt Priority Control 6) 118 IPC7 (Interrupt Priority Control 7) 119 IPC8 (Interrupt Priority Control 7) 119 IPC8 (Interrupt Priority Control 9) 121 NVMCOM (Flash Memory Control) 75 OSCCON (Output Compare x Control) 75 OSCCON (Oscillator Control) 146 OSCTUN (FRC Oscillator Tuning) 150 OVDCON (Override Control) 188 PDC1 (PWM Duty Cycle 1) 189 PDC2 (PWM Duty Cycle 2) 189 PDC3 (PWM Duty Cycle 3) 190 PLLFBD (PLL Feedback Divisor) 149 PMD1 (Peripheral Module Disable Control Register 1) 157 PMD3 (Peripheral Module Disable Control Register 2) 157 PMD3 (Peripheral Module Disable Control Register 3) 159 PTCON (PWM Time Base Control) 179
IPC17 (Interrupt Priority Control 17) 129 IPC2 (Interrupt Priority Control 2) 114 IPC3 (Interrupt Priority Control 3) 115 IPC4 (Interrupt Priority Control 4) 116 IPC5 (Interrupt Priority Control 5) 117 IPC6 (Interrupt Priority Control 6) 118 IPC7 (Interrupt Priority Control 6) 118 IPC7 (Interrupt Priority Control 7) 119 IPC8 (Interrupt Priority Control 7) 119 IPC8 (Interrupt Priority Control 9) 121 NVMCOM (Flash Memory Control) 75 OSCCON (Output Compare x Control) 75 OSCCON (Oscillator Control) 146 OSCTUN (FRC Oscillator Tuning) 150 OVDCON (Override Control) 188 PDC1 (PWM Duty Cycle 1) 189 PDC2 (PWM Duty Cycle 2) 189 PDC3 (PWM Duty Cycle 4) 190 PLLFBD (PLL Feedback Divisor) 149 PMD1 (Peripheral Module Disable Control Register 1) 157 PMD3 (Peripheral Module Disable Control Register 3) 159

查询dsPIC33FJ128MC506供应商

PTPER (PWM Time Base Period)
PWMCON1 (PWM Control 1)
PWMCON2 (PWM Control 2) 183
QEICON (QEI Control)192
RCON (Reset Control) 80
SEVTCMP (Special Event Compare)
SPIxCON1 (SPIx Control 1) 197
SPIxCON2 (SPIx Control 2) 199
SPIxSTAT (SPIx Status and Control) 196
SR (CPU Status)26, 90
T1CON (Timer1 Control)164
TxCON (T2CON, T4CON, T6CON or T8CON Control) 168
TyCON (T3CON, T5CON, T7CON or T9CON Control) 169
UxMODE (UARTx Mode)210
UxSTA (UARTx Status and Control)212
Reset
Clock Source Selection 82
Special Function Register Reset States
Times
Reset Sequence85
Resets
S
Serial Peripheral Interface (SPI) 195
Software Simulator (MPLAB SIM)270
Software Stack Pointer, Frame Pointer
CALLL Stack Frame63
Special Features of the CPU253
SPI Module
SPI1 Register Map51

SPI2 Register Map	51
Symbols Used in Opcode Descriptions	
System Control	
Register Map	62
т	

Т

Temperature and Voltage Specifications	
AC2	82
Timer11	
Timer2/3, Timer4/5, Timer6/7 and Timer8/9 1	65
Timing Characteristics	
CLKO and I/O2	85
Timing Diagrams	
10-bit A/D Conversion (CHPS = 01, SIMSAM = 0, ASA	١M
= 0, SSRC = 000)	11
10-bit A/D Conversion (CHPS = 01, SIMSAM = 0, ASA	١M
= 1, SSRC = 111, SAMC = 00001)	12
12-bit A/D Conversion (ASAM = 0, SSRC = 000) 3	09
CAN I/O	05
External Clock2	83
I2Cx Bus Data (Master Mode)3	01
I2Cx Bus Data (Slave Mode)	03
I2Cx Bus Start/Stop Bits (Master Mode)	01
I2Cx Bus Start/Stop Bits (Slave Mode)	
Input Capture (CAPx)2	90
Motor Control PWM	92
Motor Control PWM Fault2	92
OC/PWM	91
Output Compare (OCx)2	90
QEA/QEB Input2	
QEI Module Index Pulse2	94
Reset, Watchdog Timer, Oscillator Start-up Timer a	nd
Power-up Timer	
SPIx Master Mode (CKE = 0)2	

SPIx Master Mode (CKE = 1) 29	37
SPIx Slave Mode (CKE = 0)	
SPIx Slave Mode (CKE = 1)	
Timer1, 2, 3, 4, 5, 6, 7, 8, 9 External Clock	
TimerQ (QEI Module) External Clock	
Timing Requirements	95
CLKO and I/O	95
External Clock	
Input Capture	
Timing Specifications	50
10-bit A/D Conversion Requirements	12
12-bit A/D Conversion Requirements	
CAN I/O Requirements	
I2Cx Bus Data Requirements (Master Mode)	
I2Cx Bus Data Requirements (Slave Mode)	
Motor Control PWM Requirements	
Output Compare Requirements	
PLL Clock	
QEI External Clock Requirements	
QEI External Clock Requirements	
Quadrature Decoder Requirements	
Reset, Watchdog Timer, Oscillator Start-up Timer, Po	
er-up Timer and Brown-out Reset Requirements.	
287	••
Simple OC/PWM Mode Requirements	01
SImple OC/PWM Mode Requirements	
SPIX Master Mode (CKE = 0) Requirements	
SPIx Slave Mode (CKE = 0) Requirements	
SPIx Slave Mode (CKE = 1) Requirements	
Timer2, Timer4, Timer6 and Timer8 External Clock R	
quirements24 Timer3, Timer5, Timer7 and Timer9 External Clock R	
quirements28	59

U

UART Module		
UART1 Register	Мар	51
UART2 Register	Map	51

V

Voltage Regulator (On-Chip)	258

W

Watchdog Timer (WDT)	. 253, 259
Programming Considerations	259
WWW Address	335
WWW, On-Line Support	11

查询dsPIC33FJ128MC506供应商 THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

查询dsPIC33FJ128MC506供应商 READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent			
RE:	Reader Response				
Fron	n: Name				
	Company				
	Address				
	City / State / ZIP / Country				
	Telephone: ()	FAX: ()			
Appl	ication (optional):				
Wou	ld you like a reply?YN				
Devi	ce: dsPIC33FJXXXMCX06/X08/X10	Literature Number: DS70287C			
Que	stions:				
1.	1. What are the best features of this document?				
-					
-					
2.	 How does this document meet your hardware and software development needs? 				
-					
3.	3. Do you find the organization of this document easy to follow? If not, why?				
4.	4. What additions to the document do you think would enhance the structure and subject?				
5	What deletions from the document cou	Id be made without affecting the overall usefulness?			
5.					
-					
6.	s there any incorrect or misleading info	ormation (what and where)?			
-					
7.	How would you improve this document	1?			
-					

查询dsPIC33FJ128MC506供应商

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<u>dsPIC 33 FJ 256 MC7 10 T 1/ PT - XXX</u>		Examples:	
Program Memory Product Group Pin Count Tape and Reel Fla Temperature Ran		dsPIC33FJ64MC706I/PT: Motor Control dsPIC33, 64 KB program memory, 64-pin, Industrial temp., TQFP package.	
Architecture:	33 = 16-bit Digital Signal Controller		
Flash Memory Family:	FJ = Flash program memory, 3.3V		
Product Group:	MC5 = Motor Control family MC7 = Motor Control family		
Pin Count:	06 = 64-pin 08 = 80-pin 10 = 100-pin		
Temperature Range:	I = -40° C to $+85^{\circ}$ C (Industrial)		
Package:	PT = 10x10 or 12x12 mm TQFP (Thin Quad Flat- pack) PF = 14x14 mm TQFP (Thin Quad Flatpack)		
Pattern	Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise)		



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355

Fax: 86-532-8502-7205 China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049 ASIA/PACIFIC India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4080

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-572-9526 Fax: 886-3-572-6459

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

02/04/09