查询dsPIC33FJ128MC804供应商

009 Microchip Technology Inc.

sc.com

MICROCHIP

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 Data Sheet

High-Performance, 16-bit Digital Signal Controllers

Preliminary

查询dsPIC33FJ128MC804供应商

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION. INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, PIC³² logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

High-Performance, 16-bit Digital Signal Controllers

Operating Range:

- Up to 40 MIPS operation (at 3.0V -3.6V):
 - Industrial temperature range (-40°C to +85°C)
 - Extended temperature range (-40°C to +125°C)
- Up to 20 MIPS operation (at 3.0V -3.6V):
 - High temperature range (-40°C to +140°C)

High-Performance DSC CPU:

- Modified Harvard architecture
- C compiler optimized instruction set
- · 16-bit wide data path
- · 24-bit wide instructions
- Linear program memory addressing up to 4M instruction words
- · Linear data memory addressing up to 64 Kbytes
- 83 base instructions: mostly 1 word/1 cycle
- Two 40-bit accumulators with rounding and saturation options
- · Flexible and powerful addressing modes:
 - Indirect
 - Modulo
 - Bit-Reversed
- Software stack
- 16 x 16 fractional/integer multiply operations
- 32/16 and 16/16 divide operations
- Single-cycle multiply and accumulate:
- Accumulator write back for DSP operations
- Dual data fetch
- Up to ±16-bit shifts for up to 40-bit data

Direct Memory Access (DMA):

- 8-channel hardware DMA
- Up to 2 Kbytes dual ported DMA buffer area (DMA RAM) to store data transferred via DMA:
 - Allows data transfer between RAM and a peripheral while CPU is executing code (no cycle stealing)
- Most peripherals support DMA

Timers/Capture/Compare/PWM:

- Timer/Counters, up to five 16-bit timers:
 - Can pair up to make two 32-bit timers
 - One timer runs as a Real-Time Clock with an external 32.768 kHz oscillator
 - Programmable prescaler
- Input Capture (up to four channels):
 - Capture on up, down or both edges
 - 16-bit capture input functions
 - 4-deep FIFO on each capture
- Output Compare (up to four channels):
 - Single or Dual 16-bit Compare mode
 - 16-bit Glitchless PWM mode
- Hardware Real-Time Clock and Calendar (RTCC):
 - Provides clock, calendar and alarm functions

Interrupt Controller:

- 5-cycle latency
- · Up to 53 available interrupt sources
- · Up to three external interrupts
- Seven programmable priority levels
- Five processor exceptions

Digital I/O:

- · Peripheral pin Select functionality
- Up to 35 programmable digital I/O pins
- · Wake-up/Interrupt-on-Change for up to 31 pins
- Output pins can drive from 3.0V to 3.6V
- Up to 5V output with open drain configuration
- All digital input pins are 5V tolerant
- 4 mA sink on all I/O pins

On-Chip Flash and SRAM:

- Flash program memory (up to 128 Kbytes)
- Data SRAM (up to 16 Kbytes)
- Boot, Secure, and General Security for program Flash

查ystem Manageun goto 4供应商

- · Flexible clock options:
 - External, crystal, resonator, internal RC
 - Fully integrated Phase-Locked Loop (PLL)
 - Extremely low jitter PLL
- · Power-up Timer
- Oscillator Start-up Timer/Stabilizer
- Watchdog Timer with its own RC oscillator
- Fail-Safe Clock Monitor
- Reset by multiple sources

Power Management:

- On-chip 2.5V voltage regulator
- · Switch between clock sources in real time
- · Idle, Sleep, and Doze modes with fast wake-up

Analog-to-Digital Converters (ADCs):

- 10-bit, 1.1 Msps or 12-bit, 500 Ksps conversion:
 - Two and four simultaneous samples (10-bit ADC)
 - Up to nine input channels with auto-scanning
 - Conversion start can be manual or synchronized with one of four trigger sources
 - Conversion possible in Sleep mode
 - ±2 LSb max integral nonlinearity
 - ±1 LSb max differential nonlinearity

Audio Digital-to-Analog Converter (DAC):

- 16-bit Dual Channel DAC module
- 100 Ksps maximum sampling rate
- Second-Order Digital Delta-Sigma Modulator

Comparator Module:

• Two analog comparators with programmable input/output configuration

CMOS Flash Technology:

- · Low-power, high-speed Flash technology
- Fully static design
- 3.3V (±10%) operating voltage
- · Industrial and Extended temperature
- · Low power consumption

Motor Control Peripherals:

- 6-channel 16-bit Motor Control PWM:
 - Three duty cycle generators
 - Independent or Complementary mode
 - Programmable dead-time and output polarity
 - Edge-aligned or center-aligned
 - Manual output override control
 - One Fault input
 - Trigger for ADC conversions
 - PWM frequency for 16-bit resolution
 (@ 40 MIPS) = 1220 Hz for Edge-Aligned mode, 610 Hz for Center-Aligned mode
 - PWM frequency for 11-bit resolution
 (@ 40 MIPS) = 39.1 kHz for Edge-Aligned mode, 19.55 kHz for Center-Aligned mode
- 2-channel 16-bit Motor Control PWM:
 - One duty cycle generator
 - Independent or Complementary mode
 - Programmable dead time and output polarity
 - Edge-aligned or center-aligned
 - Manual output override control
 - One Fault input
 - Trigger for ADC conversions
 - PWM frequency for 16-bit resolution
 (@ 40 MIPS) = 1220 Hz for Edge-Aligned mode, 610 Hz for Center-Aligned mode
 - PWM frequency for 11-bit resolution
 (@ 40 MIPS) = 39.1 kHz for Edge-Aligned mode, 19.55 kHz for Center-Aligned mode
- · 2-Quadrature Encoder Interface module:
 - Phase A, Phase B, and index pulse input
 - 16-bit up/down position counter
 - Count direction status
 - Position Measurement (x2 and x4) mode
 - Programmable digital noise filters on inputs
 - Alternate 16-bit Timer/Counter mode
 - Interrupt on position counter rollover/underflow

查询CommanfigationCNod共同言意

- 4-wire SPI (up to two modules):
 - Framing supports I/O interface to simple codecs
 - Supports 8-bit and 16-bit data
 - Supports all serial clock formats and sampling modes
- I²C™:
 - Full Multi-Master Slave mode support
 - 7-bit and 10-bit addressing
 - Bus collision detection and arbitration
 - Integrated signal conditioning
 - Slave address masking
- UART (up to two modules):
 - Interrupt on address bit detect
 - Interrupt on UART error
 - Wake-up on Start bit from Sleep mode
 - 4-character TX and RX FIFO buffers
 - LIN bus support
 - IrDA[®] encoding and decoding in hardware
 - High-Speed Baud mode
 - Hardware Flow Control with CTS and RTS
- Enhanced CAN (ECAN™ module) 2.0B active:
 - Up to eight transmit and up to 32 receive buffers
 - 16 receive filters and three masks
 - Loopback, Listen Only and Listen All
 - Messages modes for diagnostics and bus monitoring
 - Wake-up on CAN message
 - Automatic processing of Remote Transmission Requests
 - FIFO mode using DMA
 - DeviceNet[™] addressing support
- Parallel Master Slave Port (PMP/EPSP):
 - Supports 8-bit or 16-bit data
 - Supports 16 address lines
- Programmable Cyclic Redundancy Check (CRC):
 - Programmable bit length for the CRC generator polynomial (up to 16-bit length)
 - 8-deep, 16-bit or 16-deep, 8-bit FIFO for data input

Packaging:

- 28-pin SDIP/SOIC/QFN-S
- 44-pin TQFP/QFN

Note:	See	the	device	variant	table	for	exact
	perip	hera	l feature	es per de	evice.		

过5日1633日332119302/304页商 dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04 PRODUCT FAMILIES

The device names, pin counts, memory sizes, and peripheral availability of each device are listed below. The following pages show their pinout diagrams.

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 **Controller Families**

						l	Remap	pable F	Periphe	ral									or)			
Device	Pins	Program Flash Memory (Kbyte)	RAM (Kbyte) ⁽¹⁾	Remappable Pins	16-bit Timer ⁽²⁾	Input Capture	Output Compare Standard PWM	Motor Control PWM (Channels) ⁽³⁾	Quadrature Encoder Interface	UART	SPI	ECAN™	External Interrupts ⁽⁴⁾	RTCC	I ² C™	CRC Generator	10-bit/12-bit ADC (Channels)	6-pin 16-bit DAC	Analog Comparator (2 Channels/Voltage Regulator)	8-bit Parallel Master Port (Address Lines)	I/O Pins	Packages
dsPIC33FJ128MC804	44	128	16	26	5	4	4	6, 2	2	2	2	1	3	1	1	1	9	1	1/1	11	35	QFN TQFP
dsPIC33FJ128MC802	28	128	16	16	5	4	4	6, 2	2	2	2	1	3	1	1	1	6	0	1/0	2	21	SDIP SOIC QFN-S
dsPIC33FJ128MC204	44	128	8	26	5	4	4	6, 2	2	2	2	0	3	1	1	1	9	0	1/1	11	35	QFN TQFP
dsPIC33FJ128MC202	28	128	8	16	5	4	4	6, 2	2	2	2	0	3	1	1	1	6	0	1/0	2	21	SDIP SOIC QFN-S
dsPIC33FJ64MC804	44	64	16	26	5	4	4	6, 2	2	2	2	1	3	1	1	1	9	1	1/1	11	35	QFN TQFP
dsPIC33FJ64MC802	28	64	16	16	5	4	4	6, 2	2	2	2	1	3	1	1	1	6	0	1/0	2	21	SDIP SOIC QFN-S
dsPIC33FJ64MC204	44	64	8	26	5	4	4	6, 2	2	2	2	0	3	1	1	1	9	0	1/1	11	35	QFN TQFP
dsPIC33FJ64MC202	28	64	8	16	5	4	4	6, 2	2	2	2	0	3	1	1	1	6	0	1/0	2	21	SDIP SOIC QFN-S
dsPIC33FJ32MC304	44	32	4	26	5	4	4	6, 2	2	2	2	0	3	1	1	1	9	0	1/1	11	35	QFN TQFP
dsPIC33FJ32MC302	28	32	4	16	5	4	4	6, 2	2	2	2	0	3	1	1	1	6	0	1/0	2	21	SDIP SOIC QFN-S

RAM size is inclusive of 2 Kbytes of DMA RAM for all devices except dsPIC33FJ32MC302/304, which include 1 Kbyte of DMA RAM. Only four out of five timers are remappable. 1:


2:

Only PWM fault pins are remappable. 3:

Only two out of three interrupts are remappable. 4:

Note

查询**RisPDiagrams**8MC804供应商




44-Pin QFN ⁽²⁾		/RB14		Pins are up to 5V toleran
	PGEC1/AN3/C2IN+/RP1 ⁽¹⁾ /CN5/RB1 PGED1/AN2/C2IN-/RP0 ⁽¹⁾ /CN4/RB0 AN1/VREF-/CN3/RA1 AN1/VREF+/CN2/RA0 <u>MCLR</u> AVDD	AVSS PWM1L1/DAC1LN/RP15 ⁽¹¹)/CN11/PMCS1/RB15 PWM1H1/DAC1LP/RTCC/RP14 ⁽¹¹)/CN12/PMWR/RB14 TCK/PMA7/RA7 TMS/PMA10/RA10		
AN4/C1IN-/RP2 ⁽¹⁾ /CN6/RB2			11	PWM1L2/DAC1RN/RP13 ⁽¹⁾ /CN13/PMRD/RB13
AN5/C1IN+/RP3 ⁽¹⁾ /CN7/RB3 AN6/DAC1RM/RP16 ⁽¹⁾ /CN8/RC0 AN7/DAC1LM/RP17 ⁽¹⁾ /CN9/RC1 AN8/CVREF/RP18 ⁽¹⁾ /PMA2/CN10/RC2	5 6		10 9 8	PWM1H2/DAC1RP/RP12 ⁽¹⁾ /CN14/PMD0/RB12 PGEC2/PWM1L3/RP11 ⁽¹⁾ /CN15/PMD1/RB11 PGED2/PWM1H3/RP10 ⁽¹⁾ /CN16/PMD2/RB10 VCAP/VDDCORE
	8 dePIC33FJ		7 _ 6 _	Vss
	9	1201010004	5 4	RP25 ⁽¹⁾ /CN19/PMA6/RC9 RP24 ⁽¹⁾ /CN20/PMA5/RC8
OSC2/CLKO/CN29/RA3	1		3	PWM2L1/RP23 ⁽¹⁾ /CN17/PMA0/RC7 PWM2H1/RP22 ⁽¹⁾ /CN18/PMA1/RC6
SOSCI/RP4 ⁽¹⁾ /CN1/RB4	2 3 2 5 8 3 8 3 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	44 42 44 42 44 42	2	SDA1/RP9 ⁽¹⁾ /CN21/PMD3/RB9
Ľ				
	SOSCO/T1CK/CN0/R44 TDI/PMA9/R48 RP19 ⁽¹⁾ /CN28/PMBE/RC3 RP20 ⁽¹⁾ /CN26/PMA4/RC5 RP21 ⁽¹⁾ /CN26/PMA3/RC5 VSS	VDD (ASDA1/RP5 ⁽¹⁾ /CN27/PMD7/RB5 /ASCL1/RP6 ⁽¹⁾ /CN24/PMD6/RB6 INT0/RP7 ⁽¹⁾ /CN23/PMD5/RB7 SCL1/RP8 ⁽¹⁾ /CN22/PMD4/RB8		
		PGED3/ASI PGEC3/AS		
Note 1: The RPx pins can be used by a and dsPIC33FJ128MCX02/X04	ny remappable perin	oheral. See the	table	e "dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 or the list of available peripherals.


查询RinPDiagrams的Conti供应的

44-Pin QFN ⁽²⁾		= Pins are up to 5V tolerant
AN4/C1IN-/RP2 ⁽¹⁾ /CN6/RB2 AN5/C1IN+/RP3 ⁽¹⁾ /CN7/RB3 24 AN6/RP16 ⁽¹⁾ /CN8/RC0 25 AN7/RP17 ⁽¹⁾ /CN9/RC1 26 AN8/CVREF/RP18 ⁽¹⁾ /PMA2/CN10/RC2 27 VDD 28 VSS 29 OSC1/CLKI/CN30/RA2 30 OSC2/CLKO/CN29/RA3 31 TDO/PMA8/RA8 33 SOSCI/RP4 ⁽¹⁾ /CN1/RB4	SOSCOTTCK/CN0/RAd 33 TDI/PMA9/RA9 35 RP16 ⁽¹⁾ /CN28/PMBE/RC3 36 RP16 ⁽¹⁾ /CN28/PMBE/RC3 36 RP16 ⁽¹⁾ /CN28/PMBE/RC3 36 RP20 ⁽¹⁾ /CN28/PMBE/RC3 36 RP20 ⁽¹⁾ /CN28/PMBE/RC3 36 RP20 ⁽¹⁾ /CN28/PMBE/RC3 36 RP20 ⁽¹⁾ /CN28/PM3/RC5 38 RP20 ⁽¹⁾ /CN28/PM2/RE5 41 RP20 ⁽¹⁾ /CN28/PMD5/RE5 41 RP20 ⁽¹⁾ /CN28/PMD5/RE5 41 RP20 ⁽¹⁾ /CN28/PMD5/RE5 41 PGEC3/ASDA1/RP5 ⁽¹⁾ /CN28/PMD5/RE5 41 RP20 ⁽¹⁾ /CN28/PMD6/RE6 42 RP20 ⁽¹⁾ /CN28/PMD6/RE6 42 RP20 ⁽¹⁾ /CN28/PMD6/RE6 42 RP20 ⁽¹⁾ /CN28/PMD6/RE5 41 RP20 ⁽¹	PWM1L2/RP13 ⁽¹⁾ /CN13/PMRD/RB13 PWM1H2/RP12 ⁽¹⁾ /CN14/PMD0/RB12 PGEC2/PWM1L3/RP11 ⁽¹⁾ /CN15/PMD1/RB11 PGED2/PWM1H3/RP10 ⁽¹⁾ /CN16/PMD2/RB10 VCAP/VDDCORE VSS RP25 ⁽¹⁾ /CN19/PMA6/RC9 RP24 ⁽¹⁾ /CN20/PMA5/RC8 PWM2L1/RP23 ⁽¹⁾ /CN17/PMA0/RC7 PWM2H1/RP2 ⁽¹⁾ 2/CN18/PMA1/RC6 SDA1/RP9 ⁽¹⁾ /CN21/PMD3/RB9
and dsPIC33FJ128MCX02/X04 Co	ontroller Families" in this section for	"dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 the list of available peripherals. and is recommended to be connected to Vss externally.

© 2009 Microchip Technology Inc.



查询RinPDiagrams8(Continued)



查的lesofiContentsMC804供应商

dsPI	C33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 Product Families	
1.0	Device Overview	15
2.0	Guidelines for Getting Started with 16-bit Digital Signal Controllers	
3.0	CPU	
4.0	Memory Organization	
5.0	Flash Program Memory	77
6.0	Resets	83
7.0	Interrupt Controller	
8.0	Direct Memory Access (DMA)	133
9.0	Oscillator Configuration	145
10.0	Power-Saving Features	157
11.0	I/O Ports	163
12.0	Timer1	195
13.0	Timer2/3 And TImer4/5 Feature	197
14.0	Input Capture	203
15.0	Output Compare	205
16.0	Motor Control PWM Module	209
17.0	Quadrature Encoder Interface (QEI) Module	223
18.0	Serial Peripheral Interface (SPI)	227
19.0	Inter-Integrated Circuit™ (I ² C™)	233
20.0	Universal Asynchronous Receiver Transmitter (UART)	
21.0	Enhanced CAN (ECAN™) Module	
22.0	10-bit/12-bit Analog-to-Digital Converter (ADC1)	273
23.0	Audio Digital-to-Analog Converter (DAC)	287
24.0	Comparator Module	293
25.0	Real-Time Clock and Calendar (RTCC)	
26.0	Programmable Cyclic Redundancy Check (CRC) Generator	309
27.0	Parallel Master Port (PMP)	313
28.0	Special Features	321
29.0	Instruction Set Summary	331
30.0	Development Support	339
	Electrical Characteristics	
32.0	High Temperature Electrical Characteristics	389
33.0	Packaging Information	399
Appe	andix A: Revision History	409
Index	<	415
The I	Microchip Web Site	421
Custo	omer Change Notification Service	421
Custo	omer Support	421
	der Response	
Prod	uct Identification System	423

查询dsPIC33FJ128MC804供应商 TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

Microchip's Worldwide Web site; http://www.microchip.com

Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our website at www.microchip.com to receive the most current information on all of our products.


查9月45PIC33FJ128MC804供应商

查询dopic的Evice@verview

- **Note 1:** This data sheet summarizes the features the dsPIC33FJ32MC302/304, of dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This document contains device specific information for the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 Digital Signal Controller (DSC) Devices. The dsPIC33F devices contain extensive Digital Signal Processor (DSP) functionality with a high performance 16-bit microcontroller (MCU) architecture.

Figure 1-1 shows a general block diagram of the core and peripheral modules in the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. Table 1-1 lists the functions of the various pins shown in the pinout diagrams.





查询ABLE33FJ12时的OU供应酶SCRIPTIONS

Pin Nar	ne	Pin Type	Buffer Type	PPS	Description
AN0-AN8			Analog	No	Analog input channels.
CLKI		I	ST/CMOS	No	External clock source input. Always associated with OSC1 pin function. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
CLKO		0	-	No	Always associated with OSC2 pin function.
OSC1		l	ST/CMOS	No	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.
OSC2		I/O	—	No	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
SOSCI SOSCO		I O	ST/CMOS	No No	32.768 kHz low-power oscillator crystal input; CMOS otherwise. 32.768 kHz low-power oscillator crystal output.
CN0-CN30)	Ι	ST	No	Change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.
IC1-IC2 IC7-IC8			ST ST	Yes Yes	Capture inputs 1/2. Capture inputs 7/8.
OCFA		I	ST	Yes	Compare Fault A input (for Compare Channels 1, 2, 3 and 4).
OC1-OC4		0	—	Yes	Compare outputs 1 through 4.
INT0		I	ST	No	External interrupt 0.
INT1		I	ST	Yes	External interrupt 1.
INT2			ST	Yes	External interrupt 2.
RA0-RA4 RA7-RA10		I/O I/O	ST ST	No No	PORTA is a bidirectional I/O port. PORTA is a bidirectional I/O port.
RB0-RB15		I/O	ST	No	PORTB is a bidirectional I/O port.
RC0-RC9		I/O	ST	No	PORTC is a bidirectional I/O port.
T1CK		I	ST	No	Timer1 external clock input.
T2CK		I	ST	Yes	Timer2 external clock input.
T3CK		I	ST	Yes	Timer3 external clock input.
T4CK		1	ST	Yes	Timer4 external clock input.
T5CK		<u> </u>	ST	Yes	Timer5 external clock input.
U1CTS U1RTS		l O	ST	Yes Yes	UART1 clear to send. UART1 ready to send.
U1RX		I	ST	Yes	UART1 receive.
U1TX		0	—	Yes	UART1 transmit.
U2CTS			ST	Yes	UART2 clear to send.
U2RTS		0	—	Yes	UART2 ready to send.
U2RX			ST	Yes	UART2 receive.
U2TX		0	—	Yes	UART2 transmit.
SCK1 SDI1		I/O	ST ST	Yes Yes	Synchronous serial clock input/output for SPI1. SPI1 data in.
SD01		 0	-	Yes	SPI1 data out.
SS1		I/O	ST	Yes	SPI1 slave synchronization or frame pulse I/O.
SCK2		I/O	ST	Yes	Synchronous serial clock input/output for SPI2.
SDI2		I	ST	Yes	SPI2 data in.
SDO2		0	-	Yes	SPI2 data out.
SS2		I/O	ST	Yes	SPI2 slave synchronization or frame pulse I/O.
SCL1		I/O	ST	No	Synchronous serial clock input/output for I2C1.
SDA1 ASCL1		I/O I/O	ST ST	No No	Synchronous serial data input/output for I2C1. Alternate synchronous serial clock input/output for I2C1.
ASCE1 ASDA1		1/O	ST	No	Alternate synchronous serial data input/output for I2C1.
	CMOS		S compatibl		
			Frigger input		
			eral Pin Sele		TTL = TTL input buffer

TABLE FILC33F PINOUTBUO DESCRIPTIONS (CONTINUED)

Pin Name	Pin Type	Buffer Type	PPS	Description
TMS	-	ST	No	JTAG Test mode select pin.
ТСК	I	ST	No	JTAG test clock input pin.
TDI	I	ST	No	JTAG test data input pin.
TDO	0	—	No	JTAG test data output pin.
INDX1	Ι	ST	Yes	Quadrature Encoder Index1 Pulse input.
QEA1	I	ST	Yes	Quadrature Encoder Phase A input in QEI1 mode. Auxiliary Timer External Clock/Gate input in Timer mode.
QEB1	I	ST	Yes	Quadrature Encoder Phase A input in QEI1 mode. Auxiliary Timer External Clock/Gate input in Timer mode.
UPDN1	0	CMOS	Yes	Position Up/Down Counter Direction State.
INDX2	I	ST	Yes	Quadrature Encoder Index2 Pulse input.
QEA2	Ι	ST	Yes	Quadrature Encoder Phase A input in QEI2 mode. Auxiliary Timer External Clock/Gate input in Timer mode.
QEB2	Ι	ST	Yes	Quadrature Encoder Phase A input in QEI2 mode. Auxiliary Timer External Clock/Gate input in Timer mode.
UPDN2	0	CMOS	Yes	Position Up/Down Counter Direction State.
C1RX	Ι	ST	Yes	ECAN1 bus receive pin.
C1TX	0	_	Yes	ECAN1 bus transmit pin.
RTCC	0	_	No	Real-Time Clock Alarm Output.
CVREF	0	ANA	No	Comparator Voltage Reference Output.
C1IN-	-	ANA	No	Comparator 1 Negative Input.
C1IN+	I	ANA	No	Comparator 1 Positive Input.
C1OUT	0	—	Yes	Comparator 1 Output.
C2IN-		ANA	No	Comparator 2 Negative Input.
C2IN+	I	ANA	No	Comparator 2 Positive Input.
C2OUT	0	—	Yes	Comparator 2 Output.
PMA0	I/O	TTL/ST	No	Parallel Master Port Address Bit 0 Input (Buffered Slave modes) and Output (Master modes).
PMA1	I/O	TTL/ST	No	Parallel Master Port Address Bit 1 Input (Buffered Slave modes) and Output (Master modes).
PMA2 -PMPA10	0	_	No	Parallel Master Port Address (Demultiplexed Master Modes).
PMBE	0	—	No	Parallel Master Port Byte Enable Strobe.
PMCS1	0	—	No	Parallel Master Port Chip Select 1 Strobe.
PMD0-PMPD7	I/O	TTL/ST	No	Parallel Master Port Data (Demultiplexed Master mode) or Address/ Data (Multiplexed Master modes).
PMRD	0	—	No	Parallel Master Port Read Strobe.
PMWR	0		No	Parallel Master Port Write Strobe.
DAC1RN	0		No	DAC1 Negative Output.
DAC1RP	0	_	No	DAC1 Positive Output.
DAC1RM	0	—	No	DAC1 Output indicating middle point value (typically 1.65V).
DAC2RN	0	_	No	DAC2 Negative Output.
DAC2RP	0	_	No	DAC2 Positive Output.
DAC2RM	0		No	DAC2 Output indicating middle point value (typically 1.65V).

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels PPS = Peripheral Pin Select Analog = Analog inputP = PoweO = OutputI = InputTTL = TTL input buffer

Pin Type	Buffer Type	PPS	Description
Ι	ST	Yes	PWM1 Fault A input.
0	_	No	PWM1 Low output 1
0	—	No	PWM1 High output 1
0		No	PWM1 Low output 2
0		No	PWM1 High output 2
0	—		PWM1 Low output 3
0	—		PWM1 High output 3
I	ST		PWM2 Fault A input.
0	—		PWM2 Low output 1
0	—	No	PWM2 High output 1
I/O	ST	No	Data I/O pin for programming/debugging communication channel 1.
I	ST	No	Clock input pin for programming/debugging communication channel 1.
I/O	ST	No	Data I/O pin for programming/debugging communication channel 2.
I.	ST	No	Clock input pin for programming/debugging communication channel 2.
I/O	ST	No	Data I/O pin for programming/debugging communication channel 3.
I	ST	No	Clock input pin for programming/debugging communication channel 3.
I/P	ST	No	Master Clear (Reset) input. This pin is an active-low Reset to the device.
Р	Р	No	Positive supply for analog modules. This pin must be connected at all times.
Р	Р	No	Ground reference for analog modules.
Р	_	No	Positive supply for peripheral logic and I/O pins.
Р	_	No	CPU logic filter capacitor connection.
Р	_	No	Ground reference for logic and I/O pins.
Ι	Analog	No	Analog voltage reference (high) input.
Ι	Analog	No	Analog voltage reference (low) input.
	Type I 0 0 0 0 0 0 0 0 0 0 0 0 1 1/0 1 1/0 1 1/0 1 1/0 1 1/0 1 1/0 1 1/0 1 1/0 1 1/0 1 1/0 1 1/0 1 1/0 1 1/0 1 1/0 1 1/0 1 1/0 1 1/0 1 1/0 1 1/0 1	Type Type I ST 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 ST 1/O ST 1 ST 1/O ST 1 ST 1/O ST 1 ST 1/O ST P P P P P P P P P P P	Type Type PPS I ST Yes 0 No 1 ST Yes 0 No I/O ST No I/P ST No P P No P No P No <

查询**TABLE 3**31:1128/INQUTH/OF DESCRIPTIONS (CONTINUED)

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels PPS = Peripheral Pin Select Analog = Analog inputP = PowerO = OutputI = InputTTL = TTL input buffer

查句ESPIC33FJ128MC804供应商

查询2.9PIC:GUIDEMINES共同局GETTING STARTED WITH 16-BIT DIGITAL SIGNAL CONTROLLERS

- Note 1: This data sheet summarizes the features dsPIC33FJ32MC302/304, of the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

2.1 Basic Connection Requirements

Getting started with the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of 16-bit Digital Signal Controllers (DSC) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins (regardless if ADC module is not used)
- (see Section 2.2 "Decoupling Capacitors")
 VCAP/VDDCORE
- (see Section 2.3 "Capacitor on Internal Voltage Regulator (VCAP/VDDCORE)")
- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming™ (ICSP™) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSC1 and OSC2 pins when external oscillator source is used

```
(see Section 2.6 "External Oscillator Pins")
```

```
Additionally, the following pins may be required:
```

VREF+/VREF- pins used when external voltage reference for ADC module is implemented

```
Note: The AVDD and AVSS pins must be 
connected independent of the ADC 
voltage reference source.
```


2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1 μ F (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μ F in parallel with 0.001 μ F.
- **Maximizing performance:** On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

查@RF2CB3FJ128RESOM地区的ED MINIMUM CONNECTION



2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including DSCs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.

2.3 Capacitor on Internal Voltage Regulator (VCAP/VDDCORE)

A low-ESR (< 5 Ohms) capacitor is required on the VCAP/VDDCORE pin, which is used to stabilize the voltage regulator output voltage. The VCAP/VDDCORE pin must not be connected to VDD, and must have a capacitor between 4.7 μ F and 10 μ F, 16V connected to ground. The type can be ceramic or tantalum. Refer to **Section 31.0** "**Electrical Characteristics**" for additional information.

The placement of this capacitor should be close to the VCAP/VDDCORE. It is recommended that the trace length not exceed one-quarter inch (6 mm). Refer to **Section 28.2** "**On-Chip Voltage Regulator**" for details.

2.4 Master Clear (MCLR) Pin

The $\overline{\text{MCLR}}$ pin provides for two specific device functions:


- Device Reset
- Device programming and debugging.

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor C, be isolated from the MCLR pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.





2: $\underline{R1} \leq 470\Omega$ will limit any current flowing into MCLR from the external capacitor C, in the event of MCLR pin breakdown, due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS). Ensure that the MCLR pin VIH and VIL specifications are met.

查询215PIC39SP129MS804供应商

The PGECx and PGEDx pins are used for In-Circuit Serial ProgrammingTM (ICSPTM) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes, and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] ICD 2, MPLAB[®] ICD 3 or MPLAB[®] REAL ICE[™].

For more information on ICD 2, ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip website.


- "MPLAB[®] ICD 2 In-Circuit Debugger User's Guide" DS51331
- *"Using MPLAB[®] ICD 2"* (poster) DS51265
- *"MPLAB[®] ICD 2 Design Advisory"* DS51566
- "Using MPLAB[®] ICD 3" (poster) DS51765
- *"MPLAB[®] ICD 3 Design Advisory"* DS51764
- "MPLAB[®] REAL ICE™ In-Circuit Debugger User's Guide" DS51616
- *"Using MPLAB[®] REAL ICE™"* (poster) DS51749

2.6 External Oscillator Pins

Many DSCs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 9.0 "Oscillator Configuration"** for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.

FIGURE 2-3: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



查询dsIOscillatorWalbe4Cond語ons on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to 4 MHz < F_{IN} < 8 MHz to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside this range, the application must start-up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV and PLLDBF to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration word.

2.8 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 2, ICD 3 or REAL ICE is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "digital" pins, by setting all bits in the AD1PCFGL register.

The bits in this register that correspond to the A/D pins that are initialized by MPLAB ICD 2, ICD 3 or REAL ICE, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain A/D pins as analog input pins during the debug session, the user application must clear the corresponding bits in the AD1PCFGL register during initialization of the ADC module.

When MPLAB ICD 2, ICD 3 or REAL ICE is used as a programmer, the user application firmware must correctly configure the AD1PCFGL register. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

2.9 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic-low state.

Alternatively, connect a 1k to 10k resistor to Vss on unused pins and drive the output to logic low.

查询319PIC33PU28MC804供应商

- Note 1: This data sheet summarizes the features of dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 2. CPU" (DS70204) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

3.1 Overview

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for DSP. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space. The actual amount of program memory implemented varies by device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any time.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can serve as a data, address or address offset register. The 16th working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls. There are two classes of instruction in the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices: MCU and DSP. These two instruction classes are seamlessly integrated into a single CPU. The instruction set includes many addressing modes and is designed for optimum C compiler efficiency. For most instructions, the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 3-1, and the programmer's model for the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 is shown in Figure 3-2.

3.2 Data Addressing Overview

The data space can be addressed as 32K words or 64 Kbytes and is split into two blocks, referred to as X and Y data memory. Each memory block has its own independent Address Generation Unit (AGU). The MCU class of instructions operates solely through the X memory AGU, which accesses the entire memory map as one linear data space. Certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y data space boundary is device-specific.

Overhead-free circular buffers (Modulo Addressing mode) are supported in both X and Y address spaces. The Modulo Addressing removes the software boundary checking overhead for DSP algorithms. Furthermore, the X AGU circular addressing can be used with any of the MCU class of instructions. The X AGU also supports Bit-Reversed Addressing to greatly simplify input or output data reordering for radix-2 FFT algorithms.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program-to-data-space mapping feature lets any instruction access program space as if it were data space.

查询dsHDSP3Enginel(Over快应)

The DSP engine features a high-speed 17-bit by 17-bit multiplier, a 40-bit ALU, two 40-bit saturating accumulators and a 40-bit bidirectional barrel shifter. The barrel shifter is capable of shifting a 40-bit value up to 16 bits right or left, in a single cycle. The DSP instructions operate seamlessly with all other instructions and have been designed for optimal real-time performance. The MAC instruction and other associated instructions can concurrently fetch two data operands from memory while multiplying two W registers and accumulating and optionally saturating the result in the same cycle. This instruction functionality requires that the RAM data space be split for these instructions and linear for all others. Data space partitioning is achieved in a transparent and flexible manner through dedicating certain working registers to each address space.


3.4 Special MCU Features


The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 features a 17-bit by 17-bit single-cycle multiplier that is shared by both the MCU ALU and DSP engine. The multiplier can perform signed, unsigned and mixed-sign multiplication. Using a 17-bit by 17-bit multiplier for 16-bit by 16-bit multiplication not only allows you to perform mixed-sign multiplication, it also achieves accurate results for special operations, such as (-1.0) x (-1.0).

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 supports 16/16 and 32/16 divide operations, both fractional and integer. All divide instructions are iterative operations. They must be executed within a REPEAT loop, resulting in a total execution time of 19 instruction cycles. The divide operation can be interrupted during any of those 19 cycles without loss of data.

A 40-bit barrel shifter is used to perform up to a 16-bit left or right shift in a single cycle. The barrel shifter can be used by both MCU and DSP instructions.

查询<mark>行GUR意3F</mark>1128MC8**dsPIC63**存32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04 CPU CORE BLOCK DIAGRAM





習(如RF 3C23FJ12845円C33FJ64MCX02/X04 AND

查询别5PIC3CPU1Control4Registers

R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0
OA	OB	SA ⁽¹⁾	SB ⁽¹⁾	OAB	SAB	DA	DC
bit 15							bit
R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	IPL<2:0> ⁽²⁾		RA	Ν	OV	Z	С
bit 7							bit
Legend:							
C = Clear on	ly bit	R = Readable	e bit	U = Unimpler	mented bit, read	l as '0'	
S = Set only	bit	W = Writable	bit	-n = Value at	POR		
'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unki	nown		
bit 15	OA: Accumul	ator A Overflov	v Status bit				
	1 = Accumula	ator A overflow	ed				
	0 = Accumula	ator A has not o	overflowed				
bit 14	OB: Accumulator B Overflow Status bit						
	1 = Accumulator B overflowed 0 = Accumulator B has not overflowed						
bit 13				tue hit(1)			
	SA: Accumulator A Saturation 'Sticky' Status bit ⁽¹⁾ 1 = Accumulator A is saturated or has been saturated at some time						
		ator A is not sa					
bit 12	SB: Accumula	ator B Saturati	on 'Sticky' Sta	itus bit ⁽¹⁾			
	1 = Accumula		ted or has be	en saturated at	some time		
bit 11	0AB: 0A C	B Combined A	Accumulator C	overflow Status	bit		
		ators A or B ha					
bit 10	SAB: SA SI	B Combined A	ccumulator (S	ticky) Status bi	t ⁽⁴⁾		
	1 = Accumula		e saturated or	have been sate	urated at some	time in the past	t
bit 9	DA: DO Loop	Active bit					
	1 = DO loop ir 0 = DO loop n	n progress ot in progress					
bit 8	DC: MCU AL	U Half Carry/B	orrow bit				
	•	ut from the 4th sult occurred	low-order bit	(for byte-sized o	data) or 8th low-	order bit (for wo	rd-sized data
	•	-out from the 4 he result occur		bit (for byte-siz	ed data) or 8th	low-order bit (f	or word-size
Note 1: T	his bit can be re	ad or cleared (not set).				
	he IPL<2:0> bits evel. The value						

- 3: The IPL<2:0> Status bits are read only when NSTDIS = 1 (INTCON1<15>).
- 4: This bit can be read or cleared (not set). Clearing this bit clears SA and SB.

IPL<3> = 1.

查EGISTER 33F: 128 R80 PULSTATUS REGISTER (CONTINUED)

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ⁽²⁾
	111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled 110 = CPU Interrupt Priority Level is 6 (14)
	101 = CPU Interrupt Priority Level is 5 (13)
	100 = CPU Interrupt Priority Level is 4 (12)
	011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10)
	001 = CPU Interrupt Priority Level is 1 (9)
	000 = CPU Interrupt Priority Level is 0 (8)
bit 4	RA: REPEAT Loop Active bit
	1 = REPEAT loop in progress
	0 = REPEAT loop not in progress
bit 3	N: MCU ALU Negative bit
	1 = Result was negative
	0 = Result was non-negative (zero or positive)
bit 2	OV: MCU ALU Overflow bit
	This bit is used for signed arithmetic (two's complement). It indicates an overflow of a magnitude that causes the sign bit to change state.
	1 = Overflow occurred for signed arithmetic (in this arithmetic operation)
	0 = No overflow occurred
bit 1	Z: MCU ALU Zero bit
	 1 = An operation that affects the Z bit has set it at some time in the past 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result)
bit 0	C: MCU ALU Carry/Borrow bit
	1 = A carry-out from the Most Significant bit of the result occurred
	0 = No carry-out from the Most Significant bit of the result occurred

Note 1: This bit can be read or cleared (not set).

- 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
- 3: The IPL<2:0> Status bits are read only when NSTDIS = 1 (INTCON1<15>).
- 4: This bit can be read or cleared (not set). Clearing this bit clears SA and SB.

U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0			
_	_	-	US	EDT ⁽¹⁾		DL<2:0>				
bit 15							bit			
R/W-0	R/W-0	R/W-0 R/W-1 R/W-0 R/C-0 R/W-0 R/W-0								
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	PSV	RND	IF			
bit 7							bit			
Legend:		C = Clear on	ly bit							
R = Readable	bit	W = Writable		-n = Value at	POR	'1' = Bit is set				
0' = Bit is clea	ared	ʻx = Bit is unl	known	U = Unimpler	mented bit, rea	d as '0'				
L: 45 40		ntadi Daad aa	(c)							
bit 15-13 bit 12	-	nted: Read as		al bit						
DIL 12		Itiply Unsigned								
		gine multiplies a								
bit 11	EDT: Early DO Loop Termination Control bit ⁽¹⁾									
	 1 = Terminate executing DO loop at end of current loop iteration 0 = No effect 									
bit 10-8	DL<2:0>: DO Loop Nesting Level Status bits 111 = 7 DO loops active									
	•									
	•									
	001 = 1 DO 000 = 0 DO	•								
bit 7	SATA: ACC	A Saturation Er	nable bit							
		ator A saturatio ator A saturatio								
bit 6	SATB: ACC	B Saturation Er	nable bit							
		ator B saturation ator B saturation								
bit 5	SATDW: Da	ta Space Write	from DSP Eng	ine Saturation	Enable bit					
		ace write satura ace write satura								
bit 4	ACCSAT: Accumulator Saturation Mode Select bit									
		1 = 9.31 saturation (super saturation) 0 = 1.31 saturation (normal saturation)								
bit 3		nterrupt Priority	-	oit 3 ⁽²⁾						
	1 = CPU inte	errupt priority le	vel is greater t	han 7						
bit 2		m Space Visibi								
		space visible i								

Note 1: This bit is always read as '0'.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

BEGISTER 332:112800BCON CORE CONTROL REGISTER (CONTINUED)

bit 1	RND: Rounding Mode Select bit
	 1 = Biased (conventional) rounding enabled 0 = Unbiased (convergent) rounding enabled
bit 0	IF: Integer or Fractional Multiplier Mode Select bit
	1 = Integer mode enabled for DSP multiply ops0 = Fractional mode enabled for DSP multiply ops

Note 1: This bit is always read as '0'.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

查询到6PIC 3Arithmetics Logic 过趣it (ALU)

The

dsPIC33FJ32MC302/304,

dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. Depending on the operation, the ALU can affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the "*dsPIC30F/33F Programmer's Reference Manual*" (DS70157) for information on the SR bits affected by each instruction.

ThedsPIC33FJ32MC302/304,dsPIC33FJ64MCX02/X04anddsPIC33FJ128MCX02/X04CPUincorporateshardware support for both multiplication and division.This includes a dedicated hardware multiplier andsupport hardware for 16-bit-divisor division.

3.6.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier of the DSP engine, the ALU supports unsigned, signed or mixed-sign operation in several MCU multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

3.6.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.7 DSP Engine

The DSP engine consists of a high-speed 17-bit x 17-bit multiplier, a barrel shifter and a 40-bit adder/subtracter (with two target accumulators, round and saturation logic).

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 is a single-cycle instruction flow architecture; therefore, concurrent operation of the DSP engine with MCU instruction flow is not possible. However, some MCU ALU and DSP engine resources can be used concurrently by the same instruction (e.g., ED, EDAC).

The DSP engine can also perform inherent accumulator-to-accumulator operations that require no additional data. These instructions are ADD, SUB and NEG.


The DSP engine has options selected through bits in the CPU Core Control register (CORCON), as listed below:

- Fractional or integer DSP multiply (IF)
- Signed or unsigned DSP multiply (US)
- Conventional or convergent rounding (RND)
- Automatic saturation on/off for ACCA (SATA)
- Automatic saturation on/off for ACCB (SATB)
- Automatic saturation on/off for writes to data memory (SATDW)
- Accumulator Saturation mode selection (ACCSAT)

A block diagram of the DSP engine is shown in Figure 3-3.

TABLE BIO33F DSBINSTRUCTIONS SUMMARY

Instruction	Algebraic Operation	ACC Write Back
CLR	A = 0	Yes
ED	A = (x - y)2	No
EDAC	A = A + (x - y)2	No
MAC	$A = A + (x \bullet y)$	Yes
MAC	A = A + x2	No
MOVSAC	No change in A	Yes
МРҮ	$A = x \bullet y$	No
МРҮ	A = x 2	No
MPY.N	$A = -x \bullet y$	No
MSC	$A = A - x \bullet y$	Yes



查询知和IC33MU23MC868供应商

The 17-bit x 17-bit multiplier is capable of signed or unsigned operation and can multiplex its output using a scaler to support either 1.31 fractional (Q31) or 32-bit integer results. Unsigned operands are zero-extended into the 17th bit of the multiplier input value. Signed operands are sign-extended into the 17th bit of the multiplier input value. The output of the 17-bit x 17-bit multiplier/scaler is a 33-bit value that is sign-extended to 40 bits. Integer data is inherently represented as a signed two's complement value, where the Most Significant bit (MSb) is defined as a sign bit. The range of an N-bit two's complement integer is -2^{N-1} to $2^{N-1} - 1$.

- For a 16-bit integer, the data range is -32768 (0x8000) to 32767 (0x7FFF) including 0.
- For a 32-bit integer, the data range is
 -2,147,483,648 (0x8000 0000) to 2,147,483,647 (0x7FFF FFFF).

When the multiplier is configured for fractional multiplication, the data is represented as a two's complement fraction, where the MSb is defined as a sign bit and the radix point is implied to lie just after the sign bit (QX format). The range of an N-bit two's complement fraction with this implied radix point is -1.0 to $(1 - 2^{1-N})$. For a 16-bit fraction, the Q15 data range is -1.0 (0x8000) to 0.999969482 (0x7FFF) including 0 and has a precision of 3.01518x10⁻⁵. In Fractional mode, the 16 x 16 multiply operation generates a 1.31 product that has a precision of 4.65661 x 10⁻¹⁰.

The same multiplier is used to support the MCU multiply instructions, which include integer 16-bit signed, unsigned and mixed sign multiply operations.

The MUL instruction can be directed to use byte or word-sized operands. Byte operands direct a 16-bit result, and word operands direct a 32-bit result to the specified registers in the W array.

3.7.2 DATA ACCUMULATORS AND ADDER/SUBTRACTER

The data accumulator consists of a 40-bit adder/subtracter with automatic sign extension logic. It can select one of two accumulators (A or B) as its pre-accumulation source and post-accumulation destination. For the ADD and LAC instructions, the data to be accumulated or loaded can be optionally scaled using the barrel shifter prior to accumulation.

3.7.2.1 Adder/Subtracter, Overflow and Saturation

The adder/subtracter is a 40-bit adder with an optional zero input into one side, and either true or complement data into the other input.

- In the case of addition, the Carry/Borrow input is active-high and the other input is true data (not complemented).
- In the case of subtraction, the Carry/Borrow input is active-low and the other input is complemented.

The adder/subtracter generates Overflow Status bits, SA/SB and OA/OB, which are latched and reflected in the STATUS register:

- Overflow from bit 39: this is a catastrophic overflow in which the sign of the accumulator is destroyed.
- Overflow into guard bits 32 through 39: this is a recoverable overflow. This bit is set whenever all the guard bits are not identical to each other.

The adder has an additional saturation block that controls accumulator data saturation, if selected. It uses the result of the adder, the Overflow Status bits described previously and the SAT<A:B> (CORCON<7:6>) and ACCSAT (CORCON<4>) mode control bits to determine when and to what value to saturate.

Six STATUS register bits support saturation and overflow:

- OA: ACCA overflowed into guard bits
- · OB: ACCB overflowed into guard bits
- SA: ACCA saturated (bit 31 overflow and saturation) or

ACCA overflowed into guard bits and saturated (bit 39 overflow and saturation)

SB: ACCB saturated (bit 31 overflow and saturation)

or ACCB overflowed into guard bits and saturated (bit 39 overflow and saturation)

- OAB: Logical OR of OA and OB
- SAB: Logical OR of SA and SB

The OA and OB bits are modified each time data passes through the adder/subtracter. When set, they indicate that the most recent operation has overflowed into the accumulator guard bits (bits 32 through 39). The OA and OB bits can also optionally generate an arithmetic warning trap when set and the corresponding Overflow Trap Flag Enable bits (OVATE, OVBTE) in the INTCON1 register are set (refer to **Section 7.0 "Interrupt Controller"**). This allows the user application to take immediate action, for example, to correct system gain.

The SA and SB bits are modified each time data passes through the adder/subtracter, but can only be cleared by the user application. When set, they indicate that the accumulator has overflowed its maximum range (bit 31 for 32-bit saturation or bit 39 for 40-bit saturation) and is saturated (if saturation is enabled). When saturation is not enabled, SA and SB default to bit 39 overflow and thus indicate that a catastrophic overflow has occurred. If the COVTE bit in the INTCON1 register is set, the SA and SB bits generate an arithmetic warning trap when saturation is disabled. **The Overflow Fand 8 Saturation** Status bits can optionally be viewed in the STATUS Register (SR) as the logical OR of OA and OB (in bit OAB) and the logical OR of SA and SB (in bit SAB). Programmers can check one bit in the STATUS register to determine if either accumulator has overflowed, or one bit to determine if either accumulator has saturated. This is useful for complex number arithmetic, which typically uses both accumulators.

The device supports three Saturation and Overflow modes:

• Bit 39 Overflow and Saturation:

When bit 39 overflow and saturation occurs, the saturation logic loads the maximally positive 9.31 (0x7FFFFFFFFF) or maximally negative 9.31 value (0x800000000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user application. This condition is referred to as 'super saturation' and provides protection against erroneous data or unexpected algorithm problems (such as gain calculations).

• Bit 31 Overflow and Saturation:

When bit 31 overflow and saturation occurs, the saturation logic then loads the maximally positive 1.31 value (0x007FFFFFF) or maximally negative 1.31 value (0x0080000000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user application. When this Saturation mode is in effect, the guard bits are not used, so the OA, OB or OAB bits are never set.

 Bit 39 Catastrophic Overflow: The bit 39 Overflow Status bit from the adder is used to set the SA or SB bit, which remains set until cleared by the user application. No saturation operation is performed, and the accumulator is allowed to overflow, destroying its sign. If the COVTE bit in the INTCON1 register is set, a catastrophic overflow can initiate a trap exception.

3.7.3 ACCUMULATOR 'WRITE BACK'

The MAC class of instructions (with the exception of MPY, MPY.N, ED and EDAC) can optionally write a rounded version of the high word (bits 31 through 16) of the accumulator that is not targeted by the instruction into data space memory. The write is performed across the X bus into combined X and Y address space. The following addressing modes are supported:

- W13, Register Direct: The rounded contents of the non-target accumulator are written into W13 as a 1.15 fraction.
- [W13] + = 2, Register Indirect with Post-Increment: The rounded contents of the non-target accumulator are written into the address pointed to by W13 as a 1.15 fraction. W13 is then incremented by 2 (for a word write).

3.7.3.1 Round Logic

The round logic is a combinational block that performs a conventional (biased) or convergent (unbiased) round function during an accumulator write (store). The Round mode is determined by the state of the RND bit in the CORCON register. It generates a 16-bit, 1.15 data value that is passed to the data space write saturation logic. If rounding is not indicated by the instruction, a truncated 1.15 data value is stored and the least significant word is simply discarded.

Conventional rounding zero-extends bit 15 of the accumulator and adds it to the ACCxH word (bits 16 through 31 of the accumulator).

- If the ACCxL word (bits 0 through 15 of the accumulator) is between 0x8000 and 0xFFFF (0x8000 included), ACCxH is incremented.
- If ACCxL is between 0x0000 and 0x7FFF, ACCxH is left unchanged.

A consequence of this algorithm is that over a succession of random rounding operations, the value tends to be biased slightly positive.

Convergent (or unbiased) rounding operates in the same manner as conventional rounding, except when ACCxL equals 0x8000. In this case, the Least Significant bit (bit 16 of the accumulator) of ACCxH is examined:

- If it is '1', ACCxH is incremented.
- If it is '0', ACCxH is not modified.

Assuming that bit 16 is effectively random in nature, this scheme removes any rounding bias that may accumulate.

The SAC and SAC.R instructions store either a truncated (SAC), or rounded (SAC.R) version of the contents of the target accumulator to data memory via the X bus, subject to data saturation (see **Section 3.7.3.2 "Data Space Write Saturation"**). For the MAC class of instructions, the accumulator write-back operation functions in the same manner, addressing combined MCU (X and Y) data space though the X bus. For this class of instructions, the data is always subject to rounding.

查询别了。33F,**Data** % pace (WinterSaturation

In addition to adder/subtracter saturation, writes to data space can also be saturated, but without affecting the contents of the source accumulator. The data space write saturation logic block accepts a 16-bit, 1.15 fractional value from the round logic block as its input, together with overflow status from the original source (accumulator) and the 16-bit round adder. These inputs are combined and used to select the appropriate 1.15 fractional value as output to write to data space memory.

If the SATDW bit in the CORCON register is set, data (after rounding or truncation) is tested for overflow and adjusted accordingly:

- For input data greater than 0x007FFF, data written to memory is forced to the maximum positive 1.15 value, 0x7FFF.
- For input data less than 0xFF8000, data written to memory is forced to the maximum negative 1.15 value, 0x8000.

The Most Significant bit of the source (bit 39) is used to determine the sign of the operand being tested.

If the SATDW bit in the CORCON register is not set, the input data is always passed through unmodified under all conditions.

3.7.4 BARREL SHIFTER

The barrel shifter can perform up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either of the two DSP accumulators or the X bus (to support multi-bit shifts of register or memory data).

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

The barrel shifter is 40 bits wide, thereby obtaining a 40-bit result for DSP shift operations and a 16-bit result for MCU shift operations. Data from the X bus is presented to the barrel shifter between bit positions 16 and 31 for right shifts, and between bit positions 0 and 16 for left shifts.

查句ESPIC33FJ128MC804供应商

查询机PICMEMORY80来GAMZATION

Note:	This data sheet summarizes the features
	of the dsPIC33FJ32MC302/304,
	dsPIC33FJ64MCX02/X04 and
	dsPIC33FJ128MCX02/X04 family of
	devices. It is not intended to be a
	comprehensive reference source. To com-
	plement the information in this data sheet,
	refer to Section 4. "Program Memory"
	(DS70203) of the "dsPIC33F/PIC24H
	Family Reference Manual", which is avail-
	able from the Microchip website
	(www.microchip.com).

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 architecture features separate program and data memory spaces and buses. This architecture also allows the direct access of program memory from the data space during code execution.

4.1 Program Address Space

The program address memory space of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in Section 4.6 "Interfacing Program and Data Memory Spaces".

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

The memory map for the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices is shown in Figure 4-1.

FIGURE 4-1: PROGRAM MEMORY MAP FOR dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04 DEVICES

	dsPIC33FJ32MC302/304	dsPIC33FJ64MCX02/X04	dsPIC33FJ128MCX02/X04	
▲	GOTO Instruction	GOTO Instruction	GOTO Instruction 0x00 Reset Address 0x00	00000
	Interrupt Vector Table	Interrupt Vector Table	Ux00	0004
	Reserved	Reserved	Reserved 0x00	00FE 00100
	Alternate Vector Table	Alternate Vector Table	Alternate Vector Table 0x00	0104 001FE
bace	User Program Flash Memory (11264 instructions)	User Program Flash Memory	0x00	00200 057FE
User Memory Space		(22016 instructions)	User Program Flash Memory (44032 instructions)	05800 0ABFE
User	Unimplemented			AC00
	(Read '0's)	Unimplemented	0x01	57FE
		(Read 'o's)		5800
			Unimplemented	
			(Read '0's)	
<u> </u>			0x7F	FFFE
	Reserved	Reserved	Reserved	00000
pace			0xF7	7FFFE
Jory S	Device Configuration Registers	Device Configuration Registers	Registers 0xF8	30000 30017
Configuration Memory Space	Reserved	Reserved	Reserved	30018
Config	DEVID (2)	DEVID (2)	DEVID (2) 0xFF	EFFE 50000 50002
<u>↓</u>	Reserved	Reserved	Reserved	FFFE
Note	: Memory areas are not sho	wn to scale.		

查询dsPICRCOGRAMMMEM(如图) ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.

4.1.2 INTERRUPT AND TRAP VECTORS

All	dsPIC33F.	I32MC302	/304,
dsPIC33FJ64MCX02/X04			and
dsPIC33FJ128MCX02/X04	devices	reserve	the

addresses between 0x00000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at 0x000000, with the actual address for the start of code at 0x000002.

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices also have two interrupt vector tables, located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the interrupt vector tables is provided in **Section 7.1 "Interrupt Vector Table"**.

FIGURE 4-2: PROGRAM MEMORY ORGANIZATION

msw Address	most significant wo	ora	east significant wo	rd PC Address (Isw Address
Address	23	16	8	0
0x000001	0000000			0x000000
0x000003	0000000			0x000002
0x000005	0000000			0x000004
0x000007	0000000			0x000006
			~	
	Program Memory 'Phantom' Byte (read as '0')	Instruc	tion Width	

查询412PIC Data Address (Space

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 CPU has a separate 16-bit-wide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. The data memory maps is shown in Figure 4-4.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This arrangement gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility area (see Section 4.6.3 "Reading Data from Program Memory Using Program Space Visibility").

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices implement up to 16 Kbytes of data memory. Should an EA point to a location outside of this area, an all-zero word or byte is returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] MCU devices and improve data space memory usage efficiency, the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 instruction set supports both word and byte operations. As a consequence of byte accessibility, all effective address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] results in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

A data byte read, reads the complete word that contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register that matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed. If the error occurred on a write, the instruction is executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user application to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A sign-extend instruction (SE) is provided to allow user applications to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, user applications can clear the MSB of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

4.2.3 SFR SPACE


The first 2 Kbytes of the Near Data Space, from 0x0000 to 0x07FF, is primarily occupied by Special Function Registers (SFRs). These are used by the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control, and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'.

Note: The actual set of peripheral features and interrupts varies by the device. Refer to the corresponding device tables and pinout diagrams for device-specific information.

4.2.4 NEAR DATA SPACE

The 8 Kbyte area between 0x0000 and 0x1FFF is referred to as the near data space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a working register as an address pointer.




習(如RE 1633FJ128)ATA M连MORY MAP FOR dsPIC33FJ32MC302/304 DEVICES WITH 4 KB RAM

dsPIC33FJ64MC202/204 DEVICES WITH 8 KB RAM MSb LSb 16 bits Address Address MSb LSb 0x0000 0x0001 2 Kbyte SFR Space SFR Space 0x07FE 0x07FF 0x0800 0x0801 8 Kbyte Near X Data RAM (X) Data Space 8 Kbyte 0x17FF 0x17FE 0x1801 0x1800 SRAM Space Y Data RAM (Y) 0x1FFF 0x1FFE 0x2001 0x2000 DMA RAM 0x27FE 0x2800 0x27FF 0x2801 0x8001 0x8000 X Data Optionally Unimplemented (X) Mapped into Program Memory 0xFFFF 0xFFFE

查询FIGURE 非4:128MC 的ATA MEMORY MAP FOR dsPIC33FJ128MC202/204 AND

© 2009 Microchip Technology Inc.



查GURE 张5:3FJ128DASA4M集放O图Y MAP FOR dsPIC33FJ128MC802/804 AND dsPIC33FJ64MC802/804 DEVICES WITH 16 KB RAM

查询在3月1C33的ANAMATASPACES

The core has two data spaces, X and Y. These data spaces can be considered either separate (for some DSP instructions), or as one unified linear address range (for MCU instructions). The data spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X data space is used by all instructions and supports all addressing modes. X data space has separate read and write data buses. The X read data bus is the read data path for all instructions that view data space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y data space is used in concert with the X data space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to provide two concurrent data read paths.

Both the X and Y data spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X data space.

All data memory writes, including in DSP instructions, view data space as combined X and Y address space. The boundary between the X and Y data spaces is device-dependent and is not user-programmable.

All effective addresses are 16 bits wide and point to bytes within the data space. Therefore, the data space address range is 64 Kbytes, or 32K words, though the implemented memory locations vary by device.

4.2.6 DMA RAM

Every dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 device contains up to 2 Kbytes of dual ported DMA RAM located at the end of Y data space, and is a part of Y data space. Memory locations in the DMA RAM space are accessible simultaneously by the CPU and the DMA controller module. DMA RAM is utilized by the DMA controller to store data to be transferred to various peripherals using DMA, as well as data transferred from various peripherals using DMA. The DMA RAM can be accessed by the DMA controller without having to steal cycles from the CPU.

When the CPU and the DMA controller attempt to concurrently write to the same DMA RAM location, the hardware ensures that the CPU is given precedence in accessing the DMA RAM location. Therefore, the DMA RAM provides a reliable means of transferring DMA data without ever having to stall the CPU.

Note: DMA RAM can be used for general purpose data storage if the DMA function is not required in an application.

ìQ	All Reset <mark>s</mark>)	ة آ(3:	BF.	J <u>1</u>	28	MC	8 <u>0</u>	4	Å	V		00	00	00	00	00	ŭ	ŭ	ŭ	ŭ	ŭ	ŭ	ŭ	Х	00	00	00	X	ŭ	ы	ŭ	X	Х	00	30	0(
	All Reset	0000	000	000	0000	0000	0000	0000	0000	0000	0000	000	0000	0000	0000	0000	0800	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	0000	0000	0000	XXXX	XXXX	XXXX	00xx	XXXX	00xx	0000	0020	0000
	Bit 0																														0		0		C	Ц	
	Bit 1																											ister							Ζ	RND	3:0>
	Bit 2																									gister	gister	Pointer Reg				⁻ H<5:0>		IDH	٥٧	PSV	XWM<3:0>
	Bit 3																				٦L			3U		Program Counter High Byte Register	Table Page Address Pointer Register	le Address				DOSTARTH<5:0>		DOENDH	z	IPL3	
	Bit 4																				ACCAU			ACCBU		Counter Hi	ge Address	/isibility Pac							RA	ACCSAT	
	Bit 5																									Program	Table Pa	Program Memory Visibility Page Address Pointer Register							IPLO	SATDW	3:0>
	Bit 6																								ter			Progra				ļ		I	IPL1	SATB	YWM<3:0>
	Bit 7	ster 0	ster 1	ster 2	ster 3	ster 4	ster 5	ster 6	ster 7	ster 8	ster 9	ter 10	ter 11	ter 12	ter 13	ter 14	ter 15	: Register							Program Counter Low Word Register				er Register	5:0>		I			IPL2	SATA	
	Bit 8	Working Register 0	Working Register 1	Working Register 2	Working Register 3	Working Register 4	Working Register 5	Working Register 6	Working Register 7	Working Register 8	Working Register 9	Working Register 10	Working Register 11	Working Register 12	Working Register 13	Working Register 14	Working Register 15	Stack Pointer Limit Register	ACCAL	ACCAH		ACCBL	ACCBH		ounter Low	I	I		Repeat Loop Counter Register	DCOUNT<15:0>	DOSTARTL<15:1>	I	DOENDL<15:1>		DC		
	Bit 9	M	N	N	N	N	N	N	M	N	M	Wo	W	Wo	Wo	Wo	Wo	Stack							Program C				Repeat	D	DOSTAI		DOEN		DA	DL<2:0>	<0:
	Bit 10																										1					I			SAB	1	BWM<3:0>
	Bit 11																				^			Δ		I	I					I			OAB	EDT	
	Bit 12																				ACCA<39>			ACCB<39>		I	I					I			SB	SN	1
	Bit 13																									I	I					1			SA	Ι	1
	Bit 14																									1	I					I			OB	1	YMODEN
	Bit 15																										1								OA		XMODEN YN
		0	2	4	9	8	4	0	ш	0	2	4	9	8	4	0	ш	0	2	4	6	8	4	U U	ш	0		4	6	8	A		Ш			4	
	e SFR Addr	0000	0002	0004	0000	0008	000A	0000	000E	0010	0012	0014	0016	0018	001A	001C	001E	0020	0022	0024	0026	0028	002A	002C	002E	0030	0032	0034	0036	0038	. 003A	H 003C	003E	0040	0042	0044	0046
	SFR Name	WREG0	WREG1	WREG2	WREG3	WREG4	WREG5	WREG6	WREG7	WREG8	WREG9	WREG10	WREG11	WREG12	WREG13	WREG14	WREG15	SPLIM	ACCAL	ACCAH	ACCAU	ACCBL	ACCBH	ACCBU	PCL	PCH	TBLPAG	PSVPAG	RCOUNT	DCOUNT	DOSTARTL	DOSTARTH	DOENDL	DOENDH	SR	CORCON	MODCON

查询d	sPI	83	FJ	12	8	۲. S	3 <u>0</u> 4	H供应商
	Resets	33 ****	XXXX	XXXX	×xxx	XXXX		
	Bit 0	0	τ	0	τ			
	Bit 1							
	Bit 2							
	Bit 3							
	Bit 4							
	Bit 5						egister	
	Bit 6						Counter R	
	Bit 7					XB<14:0>	Disable Interrupts Counter Register	H.
	Bit 8	XS<15:1>	XE<15:1>	YS<15:1>	YE<15:1>		Disabl	hexadecima
	Bit 9	×	×	×	Y			shown in l
JED)	Bit 10							'o'. Reset values are shown in hexadecimal.
ONTINUED)	Bit 11							
MAP (C	Bit 12							ited, read a
STERS	Bit 13							unimpleme
E REGI(Bit 14						Ι	keset, — = I
CPU CORE REGISTERS MAP (CO	Bit 15					BREN	I	\mathbf{x} = unknown value on Reset, — = unimplemented, read as
1: C	SFR Addr	0048	004A	004C	004E	0050	0052	x = unknov
TABLE 4-1:	SFR Name	XMODSRT	XMODEND	YMODSRT	YMODEND	XBREV	DISICNT	Legend:

5
NIF
CON
MAP (
ERS N
GISTI
RE
CORE
СРU
4-1
ш

查ì	0dgl	IC	33]	FJ1	28	MC804	伯	ĻŃ	S o	00	00	00
02	All Resets	000	33]	f ol 000	28			A Seseration	00000	0000	0000	0000
J32MC3	Bit 0	CN0IE	CN16IE	CN0PUE	CN16PUE	C MCCI		Bit 0	CNOIE	CN16IE	CN0PUE	CN16PUE
sPIC33F	Bit 1	CN1IE	I	CN1PUE	I			Bit 1	CN1IE	CN17IE	CN1PUE	CN17PUE
AND ds	Bit 2	CN2IE	I	CN2PUE	I			Bit 2	CN2IE	CN18IE	CN2PUE	CN18PUE
202/802	Bit 3	CN3IE		CN3PUE		F00/F0C	204/004	Bit 3	CN3IE	CN19IE	CN3PUE	CN19PUE
FJ64MC	Bit 4	CN4IE	I	CN4PUE	I			Bit 4	CN4IE	CN20IE	CN4PUE	CN20PUE
sPIC33I	Bit 5	CN5IE	CN21IE	CN5PUE	CN21PUE			Bit 5	CN5IE	CN21IE	CN5PUE	CN21PUE
2/802, d	Bit 6	CN6IE	CN22IE	CN6PUE	CN24PUE CN23PUE CN22PUE CN21PUE	7007	4/004, C	Bit 6	CN6IE	CN22IE	CN6PUE	CN22PUE
28MC20	Bit 7	CN7IE	CN23IE	CN7PUE	CN23PUE	mal.		Bit 7	CN7IE	CN23IE	CN7PUE	CN23PUE
ER MAP FOR dsPIC33FJ128MC202/802, dsPIC33FJ64MC202/802 AND dsPIC33FJ32MC302	Bit 8	I	CN24IE	I	CN24PUE	x = unknown value on Reset, — = unimplemented, read as 'o'. Reset values are shown in hexadecimal.		Bit 8	CN8IE	CN24IE	CN8PUE	CN24PUE CN23PUE CN22PUE CN21PUE CN20PUE CN19PUE CN18PUE CN17PUE CN16PUE
OR dsP	Bit 9	I	I	I	I	s are shown		Bit 9	CN9IE	CN25IE	CN9PUE	CN25PUE
RAP F	Bit 10	I	I	I	I	Reset value		Bit 10	CN10IE	CN26IE	CN10PUE	CN26PUE CN25PUE
	Bit 11	CN11IE	CN27IE	CN11PUE	CN27PUE	read as 'o'.		Bit 11	CN11IE	CN27IE	CN11PUE	
TION RE	Bit 12	CN12IE	I	CN13PUE CN12PUE	I	plemented,		Bit 12	CN12IE	CN28IE	CN12PUE	CN28PUE
DTIFICA	Bit 13	CN13IE	CN29IE	CN13PUE	CN29PUE	et, — = unin		Bit 13	CN13IE	CN29IE	CN13PUE	CN29PUE
CHANGE NOTIFICATION REGIS	Bit 14	CN14IE	CN30IE	CN14PUE	CN30PUE CN29PUE	iown value on Reset, — = unimplemented, read a:		Bit 14	CN14IE	CN30IE	CN14PUE	CN30PUE CN29PUE CN28PUE CN27PUE
	Bit 15	CN15IE	I	CN15PUE	I	: unknown v		Bit 15	CN15IE	I	CN15PUE	I
4-2:	SFR	090	062	068	06A	× .	?	SFR	090	062	068	06A

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

0068

CNPU1 CNPU2

0060 0062

CNEN2

CNEN1

006A

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

CNEN2

CNEN1

CNPU1

TABLE 4-2:

SFR Addr 0060 0062

SFR Name 006A

CNPU2 Legend: **TABLE 4-3:**

SFR Addr

SFR Name

0 0	Bit is	TABLE 4-4:	4-4:	INTER	INTERRUPT CONTROLLER REG	ONTRO			STER MAP											查询dsF
Initial Number Numbe	III OMERIE OMERIE <th>SFR Vame</th> <th>SFR Addr</th> <th>Bit 15</th> <th>Bit 14</th> <th>Bit 13</th> <th>Bit 12</th> <th>Bit 11</th> <th>Bit 10</th> <th>Bit 9</th> <th>Bit 8</th> <th>Bit 7</th> <th>Bit 6</th> <th>Bit 5</th> <th>Bit 4</th> <th>Bit 3</th> <th>Bit 2</th> <th>Bit 1</th> <th></th> <th>All C</th>	SFR Vame	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1		All C
0 0 1 -	0 div Lint Disk Di		0080	NSTDIS	OVAERR			COVBERR	OVATE	OVBTE	COVTE	SFTACERR		DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	1	3000
0000 111 0111 UTM UTM<	0000 111 0114 01114 0114 0114 <t< td=""><td></td><td></td><td>ALTIVT</td><td>DISI</td><td>Ι</td><td>1</td><td> </td><td> </td><td> </td><td>Ι</td><td> </td><td> </td><td>Ι</td><td>Ι</td><td>-</td><td>INT2EP</td><td>INT1EP</td><td>INTOEP</td><td>000</td></t<>			ALTIVT	DISI	Ι	1				Ι			Ι	Ι	-	INT2EP	INT1EP	INTOEP	000
0000 LIXIF TiXIF TiXIF <th< td=""><td>0000 LTM MTM MTM<!--</td--><td>S0</td><td>0084</td><td> </td><td>DMA1IF</td><td>AD1IF</td><td>U1TXIF</td><td>U1RXIF</td><td>SPI1IF</td><td>SPI1EIF</td><td>T3IF</td><td>T2IF</td><td>0C2IF</td><td>IC2IF</td><td>DMA0IF</td><td>T1IF</td><td>0C1IF</td><td>IC1IF</td><td>INTOIF</td><td>28</td></td></th<>	0000 LTM MTM MTM </td <td>S0</td> <td>0084</td> <td> </td> <td>DMA1IF</td> <td>AD1IF</td> <td>U1TXIF</td> <td>U1RXIF</td> <td>SPI1IF</td> <td>SPI1EIF</td> <td>T3IF</td> <td>T2IF</td> <td>0C2IF</td> <td>IC2IF</td> <td>DMA0IF</td> <td>T1IF</td> <td>0C1IF</td> <td>IC1IF</td> <td>INTOIF</td> <td>28</td>	S0	0084		DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	0C2IF	IC2IF	DMA0IF	T1IF	0C1IF	IC1IF	INTOIF	28
0000 LTML MME MME<	0000 Link Public Link Link Public Link Public Link Curlink	51	0086	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	0C4IF		DMA2IF	IC8IF	IC7IF	Ι	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	
0000 LTALIF MAGF CEL MAMTF MAM	0000 ETALIF DMASIF DMASIF <thdmasif< th=""> DMASIF DMASIF<td>S2</td><td>0088</td><td>Ι</td><td>DMA4IF</td><td>PMPIF</td><td>1</td><td> </td><td> </td><td> </td><td>Ι</td><td> </td><td> </td><td>Ι</td><td>DMA3IF</td><td>C1IF⁽¹⁾</td><td>C1RXIF⁽¹⁾</td><td>SPI2IF</td><td>SPI2EIF</td><td>8000</td></thdmasif<>	S2	0088	Ι	DMA4IF	PMPIF	1				Ι			Ι	DMA3IF	C1IF ⁽¹⁾	C1RXIF ⁽¹⁾	SPI2IF	SPI2EIF	8000
0000 DAC1LP ⁴ DAC1 U CEC DIAME DIAME U CEC DIAME DIA	0000 DACTURE ¹⁰ <th< td=""><td>53</td><td>008A</td><td>FLTA1IF</td><td>RTCIF</td><td>DMA5IF</td><td>I</td><td>I</td><td>QE111F</td><td>PWM1IF</td><td>I</td><td>Ι</td><td>I</td><td>I</td><td>Ι</td><td>Ι</td><td></td><td> </td><td>I</td><td>40000</td></th<>	53	008A	FLTA1IF	RTCIF	DMA5IF	I	I	QE111F	PWM1IF	I	Ι	I	I	Ι	Ι			I	40000
000 0.001 0.001 0.011 0.011 0.110 0.111 0.011 0.111	004 DMAIE ONTE UTXE PMIE OTTE UTXE DMAIE PMIE CT C	S4	008C			1	I	QEI2IF	FLTA2IF	PWM2IF	I	I	C1TXIF ⁽¹⁾	DMA7IF	DMA6IF	CRCIF	U2EIF	U1EIF	1	
0006UTTMEUTTMETATETATETATECOULECATEMACEMACEMACECATEMACEMACESOCIEMACESOCIE <t< td=""><td>000 UTXR URXR TR TR Code Cod</td><td>00</td><td>0094</td><td> </td><td>DMA1IE</td><td>AD1IE</td><td>U1TXIE</td><td>U1RXIE</td><td>SPI1IE</td><td>SPI1EIE</td><td>T3IE</td><td>T2IE</td><td>OC2IE</td><td>IC2IE</td><td>DMA0IE</td><td>T11E</td><td>OC1IE</td><td>IC1IE</td><td>INTOIE</td><td></td></t<>	000 UTXR URXR TR TR Code Cod	00	0094		DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T11E	OC1IE	IC1IE	INTOIE	
0000 □ 0000 □< □<	0006 □ DMAME PMME □ □ □ □ □ DMAME CIE(T) CIE(TXRE) SPIZE	5	9600	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE		DMA2IE	IC8IE	IC7IE	I	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	000
0000FLAIEDMAGEDMAGEDCEDMAGEDCCC <thc< td=""><td>000 FLYLE DMAGE DMAGE DMAGE DMAGE DMAGE DMAGE UTE D C C <</td><td>5</td><td>8600</td><td> </td><td>DMA4IE</td><td>PMPIE</td><td>I</td><td>I</td><td> </td><td>1</td><td>I</td><td>I</td><td>I</td><td>I</td><td>DMA3IE</td><td>C1IE⁽¹⁾</td><td>C1RXIE⁽¹⁾</td><td>SPI2IE</td><td>SPI2EIE</td><td>0000</td></thc<>	000 FLYLE DMAGE DMAGE DMAGE DMAGE DMAGE DMAGE UTE D C C <	5	8600		DMA4IE	PMPIE	I	I		1	I	I	I	I	DMA3IE	C1IE ⁽¹⁾	C1RXIE ⁽¹⁾	SPI2IE	SPI2EIE	0000
0000 DACILLE ⁽²⁾ Image DECIRC MATE DMATE DMATE UTE UTE Image	0000 DACTUE RD DACTUE DACT	S	009A	FLTA1IE	RTCIE	DMA5IE	I	I	QEI1IE	PWM1IE	I	I	I	I	I	I	I	I	1	0000
0044 TTIP-2(D ⁻ CCIP-2(D ⁻ CTIP-2(D ⁻ TTOP-2(D ⁻ 0048 TTPP-2(D ⁻) - - CCIP-2(D ⁻) - - TTPP-2(D ⁻) - 0040P-2(D ⁻) - TTPP-2(D ⁻) TTPP-2(D ⁻) - TTPP-2(D ⁻) - TTPP-2(D ⁻) -	0044 □ T1P=20> □ 0C1P=20> INTOP=20> 005 □ T2P=20> □ 0C2P=20> □ 1C3P=20> □ 13P=20> 004 □ □ T2P=20> □ 0C3P=20> □ 13P=20> □ 13P=20> 0048 □<	4		DAC1LIE ⁽²⁾	DAC1RIE ⁽²⁾	1	I	QEI2IE		PWM2IE	I		C1TXIE ⁽¹⁾	DMA7IE	DMA6IE	CRCIE	UZEIE	U1EIE	1	0000
0046 T2IP-2:0> Diman	0046 □ T2IP-20> □ 002IP-20> □ T2IP-20> □ 0040P-20> 0048 □ UIRXP=20> □ SPIEP=20> □ T3IP-20> 13IP-20> 0048 □ UIRXP=20> □ DMA1IP-20> □ DMA1IP-20> □ T3IP-20> 0046 □ CUIP-20> □ CUIP-20> □ CUIP-20> □ 13IP-20> 0040 □ CUIP-20> □ CUIP-20> □ CUIP-20> □ □ 13IP-20> 0080 □ CUIP-20> □ CUIP-20> □ CUIP-20> □	8	00A4	I		T1IP<2:0>		I)C1IP<2:0>				IC11P<2:0>		I	Z	IT0IP<2:0>		4444
008 ITXIP<20> SPIIP<20> TSIP<20> 00A TSIP<20> TSIP<20> 00A	0006 □ UTXIP<20> 0 SPI1P<20> SPI1P<20 SPI1P<20 SPI1P<20 SPI1P SPI2P	5	00A6	I		T2IP<2:0>		I)C2IP<2:0>				IC2IP<2:0>		I	ND	A01P<2:0>		4444
004 0.1 <td>004 □< □< □ □ □ □< □< □< □< □< □< □< □< □< □ □< □ □< □ □ □ □ □ □ □ □< □< □< □< □< □< □<</td> <td>C2</td> <td>00A8</td> <td> </td> <td>'n</td> <td>1RXIP<2:0></td> <td></td> <td>I</td> <td>S</td> <td>PI1IP<2:0></td> <td></td> <td>Ι</td> <td></td> <td>SPI1EIP<2:0.</td> <td>^</td> <td>Ι</td> <td>L</td> <td>F3IP<2:0></td> <td></td> <td>4444</td>	004 □< □< □ □ □ □< □< □< □< □< □< □< □< □< □ □< □ □< □ □ □ □ □ □ □ □< □< □< □< □< □< □<	C2	00A8		'n	1RXIP<2:0>		I	S	PI1IP<2:0>		Ι		SPI1EIP<2:0.	^	Ι	L	F3IP<2:0>		4444
000 CNIP-2:0- - CMIP-2:0- - CMIP-2:0- - SIZTIP-2:0- SI	Index Index </td <td>с С</td> <td>00AA</td> <td>I</td> <td>Ι</td> <td>I</td> <td>I</td> <td>I</td> <td>D</td> <td>MA11P<2:0:</td> <td>_</td> <td>I</td> <td></td> <td>AD11P<2:0></td> <td></td> <td>I</td> <td>IJ</td> <td>ITXIP<2:0></td> <td></td> <td>0444</td>	с С	00AA	I	Ι	I	I	I	D	MA11P<2:0:	_	I		AD11P<2:0>		I	IJ	ITXIP<2:0>		0444
00E	00E CBIP-2:0- - - CTIP-2:0- - - ITIP-2:0- 00B -	64	00AC	Ι)	CNIP<2:0>)	CMIP<2:0>			V	/I2C1IP<2:0	~	-	SIS	2C1IP<2:0>		4444
	0000	C5	00AE	Ι	1	C8IP<2:0>		Ι	_	C7IP<2:0>		I	I	Ι	Ι	-	NI	IT1IP<2:0>		4404
002	0082 □ UZTKIP<2:0> UZ UZTKIP<2:0> UZ TSIP<2:0> TSIP<2:0> 0084 □ C1IP<2:0^{1}(1)	CG	00B0			T4IP<2:0>		I	0)C4IP<2:0>		Ι		OC3IP<2:0>		Ι	Na	AA2IP<2:0>		4444
0684 $ -$	0084 C1IP-2:0-(1) C1RXIP-2:0-(1) SPI2IP-2:0- SPI2IP-2:0- 0086 <t< td=""><td>C7</td><td>00B2</td><td> </td><td>în</td><td>2TXIP<2:0></td><td></td><td>I</td><td>Ū</td><td>2RXIP<2:0:</td><td>_</td><td>Ι</td><td></td><td>INT2IP<2:0></td><td></td><td>Ι</td><td>L</td><td>[5IP<2:0></td><td></td><td>4444</td></t<>	C7	00B2		în	2TXIP<2:0>		I	Ū	2RXIP<2:0:	_	Ι		INT2IP<2:0>		Ι	L	[5IP<2:0>		4444
0066 <td>0066 <td>C8</td><td>00B4</td><td>Ι</td><td>С</td><td>11P<2:0>(1)</td><td></td><td>Ι</td><td>C1</td><td>RXIP<2:0></td><td>(1)</td><td> </td><td></td><td>SP12IP<2:0></td><td></td><td>-</td><td>dS</td><td>12EIP<2:0></td><td></td><td>4444</td></td>	0066 <td>C8</td> <td>00B4</td> <td>Ι</td> <td>С</td> <td>11P<2:0>(1)</td> <td></td> <td>Ι</td> <td>C1</td> <td>RXIP<2:0></td> <td>(1)</td> <td> </td> <td></td> <td>SP12IP<2:0></td> <td></td> <td>-</td> <td>dS</td> <td>12EIP<2:0></td> <td></td> <td>4444</td>	C8	00B4	Ι	С	11P<2:0>(1)		Ι	C1	RXIP<2:0>	(1)			SP12IP<2:0>		-	dS	12EIP<2:0>		4444
00BA <td>00BA DMA4IP-2:0> PMPIP-2:0> </td> <td>C9</td> <td>00B6</td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td>I</td> <td>I</td> <td> </td> <td>I</td> <td>I</td> <td> </td> <td> </td> <td> </td> <td>Ι</td> <td>Ι</td> <td>DN</td> <td>AA3IP<2:0></td> <td></td> <td>0004</td>	00BA DMA4IP-2:0> PMPIP-2:0>	C9	00B6	Ι	Ι	Ι	I	I		I	I				Ι	Ι	DN	AA3IP<2:0>		0004
0000 <td>0000 <td>C11</td><td>00BA</td><td>Ι</td><td>Ι</td><td>Ι</td><td>Ι</td><td>I</td><td>D</td><td>MA4IP<2:0:</td><td>^</td><td>I</td><td></td><td>PMPIP<2:0></td><td></td><td>-</td><td>Ι</td><td>Ι</td><td> </td><td>0440</td></td>	0000 <td>C11</td> <td>00BA</td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td>I</td> <td>D</td> <td>MA4IP<2:0:</td> <td>^</td> <td>I</td> <td></td> <td>PMPIP<2:0></td> <td></td> <td>-</td> <td>Ι</td> <td>Ι</td> <td> </td> <td>0440</td>	C11	00BA	Ι	Ι	Ι	Ι	I	D	MA4IP<2:0:	^	I		PMPIP<2:0>		-	Ι	Ι		0440
0022 FLTA1IP-2:0> RTCIP-2:0> RTCIP-2:0>	00C2 FLTA1IP-2:0> RTCIP-2:0> RTCIP-2:0>	C14	00C0	Ι	Ι	Ι	I	Ι	U	EI11P<2:0>			Ц	WM1IP<2:0	~	Ι	I	Ι	Ι	0440
00C4 CRCIP<2:0> U2EIP<2:0>	00C4 CRCIP<2:0> UZEIP<2:0>	C15	00C2		FL	.TA1IP<2:0>		I	Ч	RTCIP<2:0>			L	JMA5IP<2:0:	•	Ι		I	I	4440
0006 - - - - - DMAGIP<2:0> DMATIP<2:0> - - DMAGIP<2:0> 0007 - - - - - - - DMAGIP<2:0> 0008 - - - FLTA2IP<2:0> -	0000 DMATIP<2:0> DMAGIP<2:0> 0000 DMAGIP<2:0> DMAGIP<2:0> DMAGIP<2:0> DMAGIP DMAGIP DMAGIP DMAGIP DMAGIP DMAGIP DMAGIP DMAGIP DMAGIP DMAGIP DMAGIP DMAGIP	C16	00C4	Ι	C	RCIP<2:0>		Ι	ſ	J2EIP<2:0>				U1EIP<2:0>		-	Ι	Ι	Ι	4440
00C8 QEI2IP<2:0> FLTA2IP<2:0>	00C8 — QEI2IP<2:0> — ELTA2IP<2:0> — PVM2IP<2:0> — …	C17	00C6	Ι	Ι	Ι	I	Ι	C1	TXIP<2:0>((1)			JMA7IP<2:0	~	-	ND	A6IP<2:0>		0444
00CA — DAC1LIP<2:0> ⁽²⁾ — DAC1RIP<2:0> ⁽²⁾ — —	00CA — DAC1LIP<2:0>(2) — DAC1RIP<2:0>(2) — … <	C18	00C8	Ι	Ø	EI2IP<2:0>		Ι	FL	_TA2IP<2:0:	^		ш	WM2IP<2:0	~	-	Ι	Ι	Ι	4440
00E0 ILR<3:0> - VECNUM<6:0>	00E0 - - - ILR<3:0> x = unknown value on Reset,= unimplemented, read as '0'. Reset values are shown in hexadecimal. - VECNUM<6:0>	C19	00CA	Ι	DAC	C1LIP<2:0>	(2)	Ι	DA(C1RIP<2:0>	>(2)				Ι	Ι	Ι	Ι	Ι	4400
		TTREG	00E0	Ι	Ι	Ι	Ι		ILR<3	<0:		I			VEC	NUM<6:0>				4444
Note 1: Interrupts disabled on devices without ECAN TM modules.		N.		rupts disable(d on devices \	without DAC														

© 2009 Microchip Technology Inc.

Preliminary

Sit 11 Bit 10 Bit 9	Bit 12 Bit 1		Bit 13 TSIDL TSIDL TSIDL TSIDL	Bit 14 Bit 13	
				TSIDL - TSIDL	- TSIDL -
				TSIDL	- TSIDL
				TSIDL	- TSIDL -
			TSIDL	- TSIDL	
			TSIDL	- TSIDL	
Timer3 Holding Register (for 32-bit timer operations only)			TSIDL	- TSIDL	
			TSIDL	- TSIDL	
			TSIDL	- TSIDL	
			TSIDL	- TSIDL - TSIDL TSIDL	
			TSIDL	- TSIDL	TON - TSIDL
			- Land	- TSIDL - TSIDL - TSIDL	10N - 12IDT - NOL
		1	- I	- TSIDL	
Timer5 Holding Register (for 32-bit timer operations only)		1		- TSIDL	
		1		- TSIDL	
		1	TSIDI — —		
				- TSIDL	
					TON - TSIDL
-	1				
'0'. Reset values are shown in hexadecimal			= unimplemented, read as	= unimplemented, read as	
	•	SISTER MAP	URE REGISTER MAP	r capture register map	INPUT CAPTURE REGISTER MAP
Bit 10 Bit 9		Bit 12 Bit 11 Bit	Bit 11	Bit 12 Bit 11	Bit 13 Bit 12 Bit 11
Input 1 Capture Register					
	1		ICSIDL — — — –	- ICSIDL	ICSIDI
Input 2 Capture Register					
			ICSIDI	- ICSIDF	ICSIDF
Input 7 Capture Register					
-		· 	ICSIDI	- ICSIDI	ICSIDI
			ICSIDL — —	- ICSIDL	ICSIDI

							-	-								
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
						Output	Output Compare 1 Secondary Register	Secondary F	tegister							XXXX
						0	Output Compare 1 Register	are 1 Registe	er							XXXX
I	Ι	OCSIDL	I	I	1	I	I				OCFLT	OCTSEL		OCM<2:0>		0000
						Output	Output Compare 2 Secondary Register	Secondary F	tegister							XXXX
						0	Output Compare 2 Register	are 2 Registe	er							XXXX
Ι		OCSIDL	I	I	1						OCFLT	OCTSEL		OCM<2:0>		0000
						Output	Output Compare 3 Secondary Register	Secondary F	tegister							XXXX
						0	Output Compare 3 Register	are 3 Registe	er.							XXXX
I		OCSIDL	I	I	I	1		I			OCFLT	OCTSEL		OCM<2:0>		0000
						Output	Output Compare 4 Secondary Register	Secondary F	tegister							XXXX
						0	Output Compare 4 Register	are 4 Registe	er							XXXX
Ι	I	OCSIDL	I	I	I	1					OCFLT	OCTSEL		OCM<2:0>		0000
	5															
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
PTEN		PTSIDL				1			PTOPS<3:0>	3<3:0>		PTCKPS<1:0>	S<1:0>	PTMOD<1:0>)<1:0>	0000
PTDIR	~						PWM Time	PWM Timer Count Value Register	ue Register							0000
I							PWM Tim	PWM Time Base Period Register	od Register							0000
SEVTDIR	R					Ŧ	PWM Special Event Compare Register	I Event Com	pare Regist	ter						0000
Ι	Ι	I	Ι	Ι	PMOD3	PMOD2	PMOD1	Ι	PEN3H	PEN2H	PEN1H	Ι	PEN3L	PEN2L	PEN1L	00FF
Ι	Ι	I	Ι		SEVO	SEVOPS<3:0>		Ι	I	Ι	Ι	Ι	IUE	OSYNC	NDIS	0000
DTE	DTBPS<1:0>			DTE	DTB<5:0>			DTAPS<1:0>	<1:0>			DTA	DTA<5:0>			0000
Ι	Ι	I	Ι	Ι	Ι	Ι	Ι	Ι	I	DTS3A	DTS3I	DTS2A	DTS2I	DTS1A	DTS11	0000
Ι	Ι	FAOV3H	FAOV3L	FAOV2H	FAOV2L	FAOV1H	FAOV1L	FLTAM	-	Ι	Ι	Ι	FAEN3	FAEN2	FAEN1	0000
Ι	Ι	POVD3H	POVD3L	POVD2H	POVD2L	POVD1H	POVD1L	Ι	-	POUT3H	POUT3L	POUT2H	POUT2L	POUT1H	POUT1L	FF00
						đ	PWM Duty Cycle #1 Register	cle #1 Regis	ter							0000
						đ	PWM Duty Cycle #2 Register	cle #2 Regis	ter							0000
						i									_	

Addr. Bit 16 Bit 17 Bit 17 </th <th></th> <th>TABLE 4-9: 2-</th> <th>2-OUTPUT PWM2 REGISTER MA</th> <th>T PWM</th> <th>I2 REGI</th> <th>STER N</th> <th>АР</th> <th></th>		TABLE 4-9: 2-	2-OUTPUT PWM2 REGISTER MA	T PWM	I2 REGI	STER N	АР												
PTEN PTSIDL PTOPS-3:0> PTORS-4:0> PTOD-1:0> 0000 PTDIR PTO 0000 0 PTDIR PWM Time Base Period Register 0 0000 0 <th>Add</th> <th>5</th> <th>Bit 15</th> <th>Bit 14</th> <th>Bit 13</th> <th>Bit 12</th> <th>Bit 11</th> <th>Bit 10</th> <th>Bit 9</th> <th>Bit 8</th> <th>Bit 7</th> <th>Bit 6</th> <th>Bit 5</th> <th>Bit 4</th> <th>Bit 3</th> <th>Bit 2</th> <th>Bit 1</th> <th>Bit 0</th> <th>Reset Stat</th>	Add	5	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Stat
PTDIR Othole Othole </td <td>35</td> <td>8</td> <td>PTEN</td> <td>I</td> <td>PTSIDL</td> <td>Ι</td> <td>I</td> <td>I</td> <td>I</td> <td>I</td> <td></td> <td>PTOPS</td> <td><3:0></td> <td></td> <td>PTCKP</td> <td>S<1:0></td> <td>PTMOI</td> <td>0<1:0></td> <td>0000</td>	35	8	PTEN	I	PTSIDL	Ι	I	I	I	I		PTOPS	<3:0>		PTCKP	S<1:0>	PTMOI	0<1:0>	0000
	č	5C2	PTDIR							WM Timer	Count Valu	ue Register							0000
SEVTDIR PUM Special Event Compare Register POUND		5C4	I							PWM Time	Base Perio	d Register							0000
			SEVTDIR						Μd	/M Special I	Event Com	pare Regist	ter						0000
Image: mark base of the second sec		15C8	I	I	Ι		Ι	Ι		PMOD1	I	I	I	PEN1H	I	Ι	Ι	PEN1L	00FF
DTBPS<1:0> DTB<5:0> DTA<5:0> DTA<5:0> DTA<5:0> 0000 0 1 1 1 1 1 1 1 1 1 0000 1 1 1 1 1 1 1 1 1 1 1 0000 1 1 1 1 1 1 1 1 1 1 1 0000 1 1 <t< td=""><td></td><td>15CA</td><td>I</td><td>I</td><td>I</td><td>Ι</td><td></td><td>SEVOF</td><td>2<3:0></td><td></td><td>I</td><td>I</td><td>I</td><td>I</td><td>I</td><td>IUE</td><td>OSYNC</td><td>SIGN</td><td>0000</td></t<>		15CA	I	I	I	Ι		SEVOF	2<3:0>		I	I	I	I	I	IUE	OSYNC	SIGN	0000
1514 DTS11 DTS11 0000 000 0000 1000 0000 1000 0000 100000 10000 <td></td> <td>)5CC</td> <td>DTBPS</td> <td><1:0></td> <td></td> <td></td> <td>DTB</td> <td><5:0></td> <td></td> <td></td> <td>DTAPS</td> <td>3<1:0></td> <td></td> <td></td> <td>DTA</td> <td><5:0></td> <td></td> <td></td> <td>0000</td>)5CC	DTBPS	<1:0>			DTB	<5:0>			DTAPS	3<1:0>			DTA	<5:0>			0000
· · · · · FAOV1H FAOV1L FLTAM · · · · · · FAEN1 0000 ·	<u> </u>	15CE	I	Ι	Ι		Ι	Ι		Ι	I	I	Ι	Ι	I	Ι	DTS1A	DTS11	0000
POVD1H POVD1L FF00 PWM Duty Cycle #1 Register P0001 P0001 P0001 P0001 P0001	<u> </u>	05D0	I	Ι	Ι		Ι	Ι	FAOV1H		FLTAM	I	Ι	I	I	Ι	Ι	FAEN1	0000
PWM Duty Cycle #1 Register)5D4	I	Ι	Ι		Ι	Ι	POVD1H		I	I	Ι	I	I	Ι	POUT1H	POUT1L	
)5D6							PWN	A Duty Cycl	e #1 Regist	ter							_

QEI1 REGISTER MAP TABLE 4-10:

SFR Name	Addr.	Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
QEIICON 01E0 CNTERR	01E0	CNTERR	I	QEISIDL INDX UPI	XDN	NDAN		QEIM<2:0>		SWPAB	PCDOUT	TQGATE	TQCKP	S<1:0>	POSRES	TQCS	SWPAB PCDOUT TQGATE TQCKPS<1:0> POSRES TQCS UPDN_SRC	0000
DFLT1CON 01E2	01E2	Ι	Ι	Ι	Ι		>/MI	1:0>	CEID	IMV<1:0> CEID QEOUT		QECK<2:0>						0000
POS1CNT 01E4	01E4								Po	Position Counter<15:0>	ter<15:0>							0000
MAX1CNT 01E6	01E6								Ma	Maximum Count<15:0>	int<15:0>						_	크크크크
Leaend: $u =$ uninitialized bit. — = unimplemented. read as '0'	= uninitial	ized bit. —=	= unimplem	hented, read	as '0'													

QEI2 REGISTER MAP TABLE 4-11:

SFR Name	Addr.	Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 3 Bit 7	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 4 Bit 3	Bit 2	Bit 1	Bit 0	Reset State
QEI2CON 01F0 CNTERR	01F0	CNTERR		- QEISIDL INDX UPDN	XDN	UPDN	ğ	QEIM<2:0>		SWPAB	PCDOUT	TQGATE	TQCKP	S<1:0>	POSRES	TQCS	SWPAB PCDOUT TQGATE TQCKPS<1:0> POSRES TQCS UPDN_SRC	0000
DFLT2CON 01F2	01F2	Ι	-	Ι			->/MI	1:0>	CEID	IMV<1:0> CEID QEOUT		QECK<2:0>		Ι	Ι		I	0000
POS2CNT 01F4	01F4								Ро	Position Counter<15:0>	nter<15:0>							0000
MAX2CNT 01F6	01F6								Ma	Maximum Count<15:0>	unt<15:0>							FFF
Legend: $u = uninitialized bit, = unimplemented, read as '0'$	= uninitial	lized bit, — =	= unimplem	nented, read	as '0'													

DS70291D-page 52

F 1128MC804供应商 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000		00000 00000 00000 00000 00000 00000 0000	0007 00000 00000 00000 00000 00000 00000 00000 00000 00000 0110 0110	0007 0000 0000 0000 0000 0000 0000 000	0007 0000 0000 0000 0000 0000 0110 0110	0007 00000 00000 00000 00000 00000 00000 0110 0110 00000 00000 00000 00000 00000	0007 000000	0007 000000	0007 000000	0007 000000	0000 000000
RSEN S RBF 1											
Baud Rate Generator Register ACKDT ACKEN RCEN PEN D_A P S R_W Address Register Address Mask Register	Bit 2	Bit 2 FERR	Bit 2 FERR	Bit 2 FERR	Bit 2 FERR	er ar FERR	Bit 2 Bit 2	PEN R_W Bit 2 Bit 2	FERR EST	er FERR	PEN Bit 2 Bit 2 Bit 2
				Bit 4 Bit 3 URXINV BRGH PERR	P S glister S Bit 4 Bit 3 JRXINV BRGH IRIDLE PERR RIDLE PERR RIDLE PERR RIDLE PERR RIT ransmit Register	P S glister S Bit 4 Bit 3 JRXINV BRGH IRIDLE PERR RIDLE PERR RIDLE PERR RIT Transmit Register tit Received Register	Bit 4 Bit 3 Bit 4 Bit 3 JRXINV BRGH RIDLE PERR RIDLE PERR RIDLE PERR RIDLE A Bit 3 Bit 4 Bit 3	Bit 4 Bit 3 Bit 4 Bit 3 URXINV BRGH RIDLE PERR RIDLE PERR RT Transmit Registe T Received Registe Bit 4 Bit 3	Bit 4 Bit 3 Bit 4 Bit 3 URXINV BRGH RIDLE PERR RIDLE PERR RIDLE PERR RIDLE PERR Bit 4 Bit 3 Bit 4 Bit 3 DITTatemit Parieta	Figure Figure Image: Segister S Image: S S <tr< td=""><td>r.o.c.rv N.o.c.rv P S s Register ask Register ask Register URXINV BRGH JART Transmit Register JART Received Register ART Received Register JART Transmit Register JART Transmit Register JART Received Register JART Received Register URXINV Bit 4 Bit 2 URXINV</td></tr<>	r.o.c.rv N.o.c.rv P S s Register ask Register ask Register URXINV BRGH JART Transmit Register JART Received Register ART Received Register JART Transmit Register JART Transmit Register JART Received Register JART Received Register URXINV Bit 4 Bit 2 URXINV
Address Register Address Mask Register			Address Iv Bit 5 ADDEN	Address Addres	Address N Bit 5 ADDEN	Address N Address N ABAUD ADDEN	Address Addres	Address N Address N ABAUD ADDEN Bit 5 ABAUD	Addrees Addrees Addreess N Bit 5 ADDEN ADDEN ABAUD	Address Addres	Address N Address N Abben Bit 5 Abben Abben
				7 Bit 6 KE LPBACK 2XISEL<1:0>	7 Bit 6 KE LPBACK XISEL<1:0> Prescaler	7 Bit 6 KE LPBACK XISEL<1:0>	7 Bit 6 KE LPBACK XXISEL<1:0> Prescaler 7 Bit 6	7 Bit 6 KE LPBACK XISEL<1:0> Prescaler 7 Bit 6 KE LPBACK	It 7 Bit 6 AKE LPBACK URXISEL <1:0> URXISEL <1:0> it 7 Bit 6 AKE LPBACK	7 Bit 6 RE LPBACK RXISEL<1:0> Prescaler Prescaler RKISEL<1:0>	7 Bit 6 AE LPBACK RXISEL<1:0> Prescaler Prescaler Prescaler Prescaler
 x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. 13: UART1 REGISTER MAP 	hexadecimal. Bit 8 Bit 7	hexadecimal. Bit 8 Bit 7 UEN0 WAKE TRMT URXI	hexadecimal. Bit 8 Bit 7 UENO WAKI TRMT UR	hexadecimal. bit 8 Bit 7 Bit 8 Bit 7 UEN0 WAKE UTX8 URX URX8 URX8	Bit 8 Bit 7 Bit 8 Bit 7 1 UEN0 % URXISEL UTX8 URXISEL UTX8 URXISEL URX8 URX8	hexadecimal. Bit 8 Bit 7 JEN0 WAKK IRMT UR? JTX8 UR? JRX8 Acteriator Prevadecimal.	hexadecimal. Bit 8 Bit 7 JEN0 WAKE JEN0 WAKE JEN0 WAKE JEN0 WAKE JEN0 Bit 7 Bit 8 Bit 7	hexadecimal. Bit 8 Bit 7 UENO WAKE UENO WAKE TRMT URXI UTX8 URXI URX8 Cenerator Pre- hexadecimal. Bit 8 Bit 7 UENO WAKE	hexadecimal. Bit 8 Bit 7 UEN0 WAKI URX8 URX8 URX8 URX8 Aate Generator Pr hexadecimal. hexadecimal. Bit 8 Bit 7 UEN0 WAKI	hexadecimal. Bit 8 Bit 7 UEN0 WAKI URX8 URX UTX8 URX UTX8 URX ate Generator Pr ate Generator Pr hexadecimal. bit 8 Bit 7 UTX8 Bit 2 URX8 URX	Bit 8 Bit 7 1 UEN0 WAKE 1 UEN0 WAKE 1 UEN0 WAKE 1 UEN0 WAKE 1 URX8 UTX8 URX8 UTX8 URX8 UTX8 URX8 UTX8 URX8 Baud Rate Generator Prescaler wn in hexadecimal. Mit 7 Bit 8 UTX8 UTX8 UTX8 UTX8 UTX8 UTX8 UTX8 UTX8 UTX8 Baud Rate Generator Prescaler
	Bit 9	Bit 9 Bi UEN1 UE	Bits Bi UEN1 UE UTXBF TR	Bit 9 Bi UEN1 UE UTXBF TR - UT	ER MAP Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 B USIDL IREN RTSMD UEN1 UEN0 W UTXISEL0 UTXBRK UTXEN UTXBF TRMT - UTXISEL0 UTXBR UTXEN UTX8 URX8 URX8	Bit 9 Bi UEN1 UE UTXBF TR UTXBF TR UTXBF TR Baud Ra	Bit 9 Bi UEN1 UE UTXBF TR UTXBF TR Bald Rate U Baud Rate Balt 9	Bit 9 Bit 9 UEN1 UE UTXBF TR UTXBF TR UTXBF TR Baud Rad UT Baud Rad UT Baud Rad UT Baud Rad UT UEN1 UE UEN1 UE	Bits Bits Bits Bits Bits Bits UEN1 UEN1 UEN1 UE UTXBF TR Baud Ra Baud Ra Baud Ra Baud Ra Bits B Bits B Bits B Bits Lorrage Line Line Line Line Line Line Line Lin	Bit 9 Bi UEN1 UE UTXBF TR Baud Ra Baud Ra Baud Ra Baud Ra UF U UEN1 UE	Bit 9 Bi UEN1 UE UTXBF TR UTXBF TR Baud Ra Bit 9 B Bit 9 B Bit 9 B Bit 0 UF UTXBF TF UCEN1 UE UTXBF TF UCEN1 UE UTXBF TF UCEN1 UE UTXBF TR
	Bit 10				Bit 10 UTXEN 	Bit 10 Bit 10 CUTXEN 	Bit 10 UTXEN UTXEN eset values a	Bit 10 Lit 10 Bit 10	Bit 10 Bit 10 UTXEN -	Bit 10 Bit 10 I I I I	Bit 10 Bit 10 Bit 10 -
			₩ ₩ 5	₩ ₩ 5	Bit 11 RTSMD UTXBRK - -	Bit 11 RTSMD UTXBRK - -	Bit 11 RTSMD UTXBRK UTXBRK Image: set as 'o'. Rei Bit 11	Bit 11 RTSMD UTXBRK - - - - Bit 11 Bit 11 RTSMD	Bit 11 Bit 11 UTXBRK Image: Construction of the state of	Bit 11 Bit 11 UTXBRK UTXBRK UTXBRK Bit 11 Bit 11 Bit 11 UTXBRK I I I I I I I I I I I I I I I I I I I	Bit 11 RTSMD UTXBRK UTXBRK - - Bit 11 Bit 11 Introduction
	Bit 12				Bit 12 IREN	Bit 12 IREN IREN IREN IREN	Bit 12 IREN IREN I. I. I. I. I. I. I. I. I. I. I. I. I.	Bit 12 Bi	Bit 12 Bit 12 REN Image: State of the state	Bit 12 Bit 12	Bit 12 Bit 12
יוא אם ו	Bit 13	Bit 13 USIDL UTXISEL0	Bit 13 UUSIDL UTXISELL	Bit 13 UIXISELL	Bit 13 Bit 13 USIDL UTXISELL	Bit 13 Bit 13 UTXISELL UTXISELL -	Bit 13 Bit 13 UTXISELU UTXISELU — — — — — — — — — — — — — — — — — — —	Bit 13 Bit 13 UTXISEL UTXISEL -	Bit 13 Bit 13 USIDL UTXISEL0 UTXISEL0 UTXISEL0 Bit 13 Bit 13 UTXISEL0		
UART1 REGISTER MAP	Bit 14	Bit 14 Bit 14	Bit 14 Bit 14 UTXINV	REGIS Bit 14 UTXINV	REGIS Bit 14	UART1 REGISTER MAP Bit 15 Bit 14 Bit 13 UARTEN - USIDL UARTEN - USIDL UARTEN - USIDL UNXISEL1 UTXISEL0 UTXISEL0 - - - - - - own value on Reset, = unimpleme	REGIS Bit 14 UTXINV UTXINV - - - - - - - Bit 14 Bit 14	REGIS Bit 14 Bit 14 <	REGIS Bit 14 Bit 14 UTXINV I I I I I I Bit 14 Bit 14 II	REGIS Bit 14 UTXINV UTXINV I	REGIS Bit 14 Bit 14 I I I I I I I I I I I
UARI1						UAKI1 Bit15 UARTEN UTXISEL1 UTXISEL1 DART2	DARI1 Bit 15 Bit 15 UARTEN UARTEN UARTEN UARTEN UARTEN UARTEN Bit 15	UAKI1 Bit 15 Bit 15 UARTEN UARTEN UARTEN UARTEN UARTEN UARTEN UARTEN UARTEN Bit 15 UARTEN	UART1 Bit 15 UARTEN UARTEN UARTEN UTXISEL1 ILARTEN UARTEN UARTEN UARTEN UARTEN	UAKI1 Bit 15 UARTEN	DAKI1 Bit 15 UARTEN UARTEN UTXISELI UARTEN UARTEN UARTEN UARTEN UARTEN
TABLE 4-13:	P-13: SFR Addr	L-13: SFR 0220 0222	L-13: SFR Addr 0220 0222 0222	L-13: SFR Addr 0220 02224 0226	F-13: SFR 0220 0222 0226 0228 × = unk	4-13: e SFR 0220 0220 0224 0224 0228 0228 0228 0228 0228 0228 0228 0228 0228 0228 0228 0228 0228 0228 0228 0228 1028 0228	L-13: SFR Addr 0220 0224 0226 0228 0228 124 L-14: SFR Addr	L-13: SFR Addr 0220 0224 0226 0228 0228 0228 0228 0228 0220 000 0220 0200 000000	L-13: SFR Addr 0220 0222 0228 0228 0228 1-14: L-14: C-230 0230 0230 0232 0228 0220 0226 0220 0200 00000 00	L-13: SFR Addr 0220 0226 0226 0226 0228 0228 0228 0228 0228 0234 0230 0230 0236	H-13: SFR Addr 0220 0224 0228 0228 0228 0228 0228 0228 0228 0228 0223 0223 0233 0233 0233 0233
	SFR Name	SFR Name U1MODE U1STA	SFR Name U1MODE U1STA U1TXREG	SFR Name U1MODE U1STA U1RXREG U1RXREG	ABLE 4 SFR Name U1MODE U1STA U1STA U1TXREG U1RXREG U1BRG Legend:	ABLE 4 SFR Name U1MODE U11XREG U11RXEG U1BRG Legend: Legend:	ABLE 4 SFR Name U1MODE U11XREG U11RXREG U11RXREG U11BRG Legend: Legend: TABLE 4	ABLE 4 SFR Name U1MODE U1TXREG U1BRG U1BRG Legend: Legend: SFR Name U2MODE	SFR Name SFR Name U1MODE U11RXRG U11RXRG U11RXRG U11RXRG U11RXRG U11RXRG Legend: Legend: Legend: U2MODE U2MODE U2STA	ABLE 4 SFR Name U1MODE U11R7A U11R7A U11R7G U11BRG U11BRG U11BRG U11BRG U12MODE U22NDE U22NDE U22NTAG U22REG	ABLE 4 SFR Name U1MODE U1TXREG U11RKEG U11RKEG U11BKG U11BKG U11BKG U12KVEG U2XNDE U22XREG U22XREG U22KREG

© 2009 Microchip Technology Inc.

查议	<mark>Əds</mark> I	HC	33	FJ	12	8MC804	供应	È
	All Resets	0000	0000	0000	0000		All Resets	0000

...

	Bit 2 Bit 1 Bit 0	- SPITBF SPIRBF	PPRE<1:0>	- FRMDLY -
	Bit 3	I	SPRE<2:0>	I
	Bit 5 Bit 4	I	5	I
	Bit 5	I	CKP MSTEN	I
	Bit 6	SPIROV	СКР	I
	Bit 8 Bit 7	I	CKE SSEN	I
	Bit 8	ļ		I
	Bit 9	I	SMP	I
	Bit 12 Bit 11 Bit 10	I	DISSCK DISSDO MODE16 SMP	Ι
	Bit 11	I	DISSDO	Ι
	Bit 12	I	DISSCK	Ι
MAP	Bit 13	SPISIDL		FRMPOL
GISTER	Bit 14	I	Ι	0244 FRMEN SPIFSD FRMPOL
SPI1 RE	Bit 15	0240 SPIEN		FRMEN
15: \$	SFR Addr	0240	0242	
TABLE 4-15: SPI1 REGISTER MAP	SFR Name	SPI1STAT	SPI1CON1	SP11CON2

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

SPI1 Transmit and Receive Buffer Register

SPI2 REGISTER MAP TABLE 4-16:

0248

SPI1BUF

Legend:

All H Resets	0000	0000	0000	0000	
Bit 0	SPITBF SPIRBF	PPRE<1:0>	Ι		
Bit 1	SPITBF	BPRE	FRMDLY		
Bit 2	I		Ι		
Bit 3	I	SPRE<2:0>	Ι		
Bit 4	I		Ι		
Bit 5	I	CKP MSTEN	Ι		
Bit 6	SPIROV		Ι	· Register	
Bit 7	I	SSEN	Ι	SPI2 Transmit and Receive Buffer Register	100
Bit 8	I	CKE	Ι	smit and Re	hevadacin
Bit 9	I	SMP	Ι	SPI2 Tran	a amora a
Bit 10	I	DISSDO MODE16 SMP			of values a
Bit 11	I	DISSDO			лаод (U, ас
Bit 12	I	DISSCK	Ι		nted read
Bit 13 Bit 12	SPISIDL	Ι	FRMPOL		unimplame
Bit 14	I	I	SPIFSD		n Docot
Bit 15	SPIEN	I	FRMEN		
SFR Addr	0260 SPIEN	0262	0264	0268	
SFR Name	SPI2STAT	SPI2CON1	SPI2CON2 0264 FRMEN SPIFSD FRMPOL	SPI2BUF	1 accurd

 — = unimplemented, read as '0'. Reset values are shown in hexadecimal. x = unknown value on Reset, Legend:

ADC1 REGISTER MAP FOR dsPIC33FJ64MC202/802, dsPIC33FJ128MC202/802 AND dsPIC33FJ32MC302 **TABLE 4-17**:

File Name	Addr	Bit 15	Bit 14	Bit 15 Bit 14 Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Da	ADC Data Buffer 0								XXXX
AD1CON1	0320	ADON	Ι	ADSIDL	ADSIDL ADDMABM	I	AD12B	FORN	FORM<1:0>		SSRC<2:0>		I	MASMIS	MASA	SAMP	DONE	0000
AD1CON2	0322	>	VCFG<2:0>	4	I	I	CSCNA	CHP	CHPS<1:0>	BUFS	I		SMPI<3:0>	<3:0>		BUFM	ALTS	0000
AD1CON3	0324	ADRC	Ι	Ι		S	SAMC<4:0>						ADCS<7:0>	<7:0>				0000
AD1CHS123	0326	Ι	Ι	Ι	Ι	Ι	CH123N	¹ B<1:0>	CH123NB<1:0> CH123SB	Ι	Ι			-	CH123N	VA<1:0>	CH123NA<1:0> CH123SA	0000
AD1CHS0	0328	CHONB	Ι	I		Ö	CH0SB<4:0>			CHONA	I	I		Ū	CH0SA<4:0>	^		0000
AD1PCFGL	032C	Ι	I	I	I	I	I	I	I	I	I	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSL	0330	Ι	Ι	Ι	Ι	Ι	Ι		—	Ι	Ι	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD1CON4	0332	Ι	Ι	Ι		I	Ι		-	Ι	Ι					DMABL<2:0>	4	0000
.	•						.	.		.								

m x = unknown value on Reset, — = unimplemented, read as 'o'. Reset values are shown in hexadecimal. Legend:

查询ds	PIC3	3F	J1	<u>28</u>	MC	80	4付	τ.	Ī	5	1
	All Resets	хххх	0000	0000	0000	0000	0000	0000	0000	0000	
	Bit 0		DONE	ALTS		CH123SA		PCFG0	CSS0	4	
4	Bit 1		SAMP	BUFM		CH123NA<1:0>	^	PCFG1	CSS1	DMABL<2:0>	
2MC304	Bit 2		ASAM			CH123N	CH0SA<4:0>	PCFG2	CSS2		
C33FJ3	Bit 3		SIMSAM	<3:0>	<7:0>	Ι	S	PCFG3	CSS3	Ι	
ND dsPI	Bit 4		I	SMPI<3:0>	ADCS<7:0>	I		PCFG4	CSS4	Ι	
4/804 AI	Bit 5					Ι	Ι	PCFG5	CSS5	Ι	
8MC20	Bit 6		SSRC<2:0>	Ι		Ι	Ι	PCFG6	CSS6	Ι	
:33FJ12	Bit 7	ADC Data Buffer 0	0,	BUFS		I	CHONA	PCFG7	CSS7	Ι	exadecimal.
)4, dsPlC	Bit 8	ADC Da	FORM<1:0>	CHPS<1:0>		CH123SB		PCFG8	CSS8	Ι	in hexade
204/80	Bit 9		FORN	CHPS		CH123NB<1:0>		I		Ι	s are show
FJ64M(Bit 10		AD12B	CSCNA	SAMC<4:0>	CH123N	CH0SB<4:0>	Ι	Ι	Ι	Reset values are sh
IsPIC33	Bit 11		Ι	Ι	S	Ι	с О	Ι	Ι	Ι	ad as '0'. I
ADC1 REGISTER MAP FOR dsPIC33FJ64MC204/804, dsPIC33FJ128MC204/804 AND dsPIC33FJ32MC304	Bit 12		ADDMABM	Ι		Ι		Ι	Ι	Ι	x = unknown value on Reset, — = unimplemented, read as 'o'. Reset values are shown in hexadecimal
ER MA	Bit 13		ADSIDL	^	Ι	Ι	Ι	Ι	Ι	Ι	— = unim
REGIST	Bit 14		Ι	VCFG<2:0>	Ι	Ι	Ι	Ι	Ι	Ι	ue on Reset, — = unim
ADC1 F	Bit 15		ADON	>	ADRC	Ι	CHONB	Ι	Ι	Ι	iown value
	Addr	0300	0320	0322	0324	0326	0328	032C	0330	0332	<pre>< = nnkn</pre>
TABLE 4-18:	File Name	ADC1BUF0	AD1CON1	AD1CON2	AD1CON3	AD1CHS123	AD1CHS0	AD1PCFGL	AD1CSSL	AD1CON4	Legend:

dsPIC33FJ64MC804
IsPIC33FJ128MC804 AND dsPI
DAC1 REGISTER MAP FOR dsPIC33FJ128MC80
TABLE 4-19: D

	0 2 2 0																	N
SFR Name	Addr	Bit 15	Bit 15 Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 4 Bit 3	Bit 2	Bit 1	Bit 0	Resets
DAC1CON 03F0 DACEN	03F0	DACEN	I	DACSIDL AMPON	AMPON	I	1	1	FORM	I			7D	DACFDIV<6:0>	-0			0000
DAC1STAT 03F2 LOEN	03F2	LOEN	1	LMVOEN	I	I	LITYPE	LFULL	LITYPE LFULL LEMPTY ROEN	ROEN	Ι	- RMVOEN	Ι	Ι	RITYPE	RITYPE RFULL REMPTY 00000	REMPTY	0000
DAC1DFLT 03F4	03F4								DAC1DF	DAC1DFLT<15:0>								0000
DAC1RDAT 03F6	03F6								DAC1RE	DAC1RDAT<15:0>								0000
DAC1LDAT 03F8	03F8								DAC1LD	DAC1LDAT<15:0>								0000
- I enend		כ פווופיע מאול	n Reset	m v = inknown value on Reset $$ = inimulamented read as 'n'. Reset values are shown in hevadecima	nented rea	4 ac ,∪, Br	sent values	are shown	in hexader	mal								

kadecimal. 5 ale /alues sei ~ as D B D . כ DAD 5 allue unknown II X Legend:

Function	MotBi	TABLE 4-20:	-20:	DMA R	DMA REGISTER MAP	ER MA	۵													查记
0000 CHER ML MLL MLL <th>0000 OFEN NUL NUL<!--</th--><th>File Name</th><th>Addr</th><th>Bit 15</th><th>Bit 14</th><th>Bit 13</th><th>Bit 12</th><th>Bit 11</th><th>Bit 10</th><th>Bit 9</th><th>Bit 8</th><th>Bit 7</th><th>Bit 6</th><th>Bit 5</th><th>Bit 4</th><th>Bit 3</th><th>Bit 2</th><th></th><th></th><th>jda ₹</th></th>	0000 OFEN NUL NUL </th <th>File Name</th> <th>Addr</th> <th>Bit 15</th> <th>Bit 14</th> <th>Bit 13</th> <th>Bit 12</th> <th>Bit 11</th> <th>Bit 10</th> <th>Bit 9</th> <th>Bit 8</th> <th>Bit 7</th> <th>Bit 6</th> <th>Bit 5</th> <th>Bit 4</th> <th>Bit 3</th> <th>Bit 2</th> <th></th> <th></th> <th>jda ₹</th>	File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2			jda ₹
Not Not <td>0000 FONCE I<</td> <td>DMA0CON</td> <td>0380</td> <td>CHEN</td> <td>SIZE</td> <td>DIR</td> <td>HALF</td> <td>NULLW</td> <td> </td> <td> </td> <td> </td> <td> </td> <td> </td> <td>AMODE</td> <td><1:0></td> <td> </td> <td> </td> <td>MODE<1:0</td> <td></td> <td>Å</td>	0000 FONCE I<	DMA0CON	0380	CHEN	SIZE	DIR	HALF	NULLW						AMODE	<1:0>			MODE<1:0		Å
0004 STA-REGE STA-REGE 0108 STA-REGE STA-REGE STA-REGE 0108 STA-REGE STA-REGE STA-REGE 0108 STA-REGE STA-REGE STA-REGE 0109 STA-	Note Situation Sit	DMA0REQ	0382	FORCE	Ι							Ι			Ч	(0:9>T3SD			0	
0006 CHC Image: Single integral inte	0008 CHILL CHILL <thc< td=""><td>DMA0STA</td><td>0384</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>S</td><td>TA<15:0></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>F)</td></thc<>	DMA0STA	0384								S	TA<15:0>							0	F)
008 Current of the contract of the con	0026 0	DMA0STB	0386								S	TB<15:0>							0	1000
0000 010 01 010 <td>0000 1 1 1 001000 1 001000 1 0000000 1 00000000 1 000000000 1 000000000 1 000000000 1 000000000 1 000000000 1 000000000 1 0000000000 1 0000000000 1 0000000000 1 0000000000 1 0000000000 1 0000000000 1 0000000000 1 0000000000 1 0000000000 1 0000000000 1 0000000000 1 0000000000 1 00000000000 1 00000000000 1 00000000000 1 000000000000 1 000000000000 1 000000000000000000000000000000000000</td> <td>DMA0PAD</td> <td>0388</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Å</td> <td>AD<15:0></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0</td> <td>88 8</td>	0000 1 1 1 001000 1 001000 1 0000000 1 00000000 1 000000000 1 000000000 1 000000000 1 000000000 1 000000000 1 000000000 1 0000000000 1 0000000000 1 0000000000 1 0000000000 1 0000000000 1 0000000000 1 0000000000 1 0000000000 1 0000000000 1 0000000000 1 0000000000 1 0000000000 1 00000000000 1 00000000000 1 00000000000 1 000000000000 1 000000000000 1 000000000000000000000000000000000000	DMA0PAD	0388								Å	AD<15:0>							0	88 8
00000100010	00000100010010010010010010010010010010010000100010	DMA0CNT	038A	I	I		I	I						CNT<	9:0>				0	8
00010	0305 FORCE 1 1 1 I<	DMA1CON	038C	CHEN	SIZE	DIR	HALF	NULLW		I		I	I	AMODE-	<1:0>	I	I	MODE<1:0		<mark>0</mark> 4
030Statistical <t< td=""><td>0000SIA-1610</td></t<> <td>0MA1REQ</td> <td>038E</td> <td>FORCE</td> <td> </td> <td> </td> <td>I</td> <td>I</td> <td> </td> <td>1</td> <td> </td> <td>I</td> <td></td> <td></td> <td>Ē</td> <td>(0:9>13SD</td> <td></td> <td></td> <td>0</td> <td>侯</td>	0000SIA-1610	0MA1REQ	038E	FORCE			I	I		1		I			Ē	(0:9>13SD			0	侯
Interview080081081082CHEJaHNULWPNOFNOFNOF083CHEJaJaNNOFNOFNOFNOF084CHEJaJaNNOFNOFNOFNOFNOF084CHEJaJaNNOFNOFNOFNOFNOF084CHEJaNNOFNOFNOFNOFNOFNOF084CHEJaNNONOFNOFNOFNOFNOF084CHENNULWNNONOFNOFNOFNOF084CHENNULWNNNOFNOFNOFNOF084CHENNULWNNNOFNOFNOFNOF084CHENULWNNULWNNNOFNOFNOF084CHENULWNNNULWNNOFNOFNOF084CHENULWNNULWNNNOFNOFNOF084CHENULWNNULWNNNOFNOFNOF084NULWNNULWNNNULWNNOFNOF084NULWNNNNNNULWNNULW084NNNNNNNN<	0020 STR-16.0- STR	0MA1STA	0390								S	TA<15:0>							0	a a a a a a a a a a a a a a a a a a a
0308031403	0020 0020 0010 <th< td=""><td>0MA1STB</td><td>0392</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>ŝ</td><td>TB<15:0></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>Ì</td></th<>	0MA1STB	0392								ŝ	TB<15:0>							0	Ì
10010110	0308 CHC 02 0 </td <td>MA1PAD</td> <td>0394</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Ρ</td> <td>4D<15:0></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0</td> <td>000</td>	MA1PAD	0394								Ρ	4D<15:0>							0	000
10101010101010101010101010103FOCE11 </td <td>00001</td> <td>0MA1CNT</td> <td>0396</td> <td>1</td> <td>I</td> <td> </td> <td>I</td> <td>I</td> <td> </td> <td></td> <td></td> <td></td> <td></td> <td>CNT<</td> <td>9:0></td> <td></td> <td></td> <td></td> <td>0</td> <td>000</td>	00001	0MA1CNT	0396	1	I		I	I						CNT<	9:0>				0	000
1030 FORCE 1 1 1 1 ICOSE	0301 FORCE I<	MA2CON	0398	CHEN	SIZE	DIR	HALF	NULLW		I		Ι	Ι	AMODE	<1:0>		Ι	MODE<1:0		000
000514-50 </td <td>0302 STA-15(3) STA-15(3) 0303 Vert STA-15(3) STA-15(3) 0304 Vert STA STA-15(3) 0304 Vert STA STA-15(3) 0304 Vert Vert Vert Vert 0305 FOC vert Vert Vert Vert 0304 Vert vert Vert Vert Vert 0304 Vert vert Vert Vert Vert 0304 Vert Vert Vert Vert Vert Vert Vert 0305 Vert Vert Vert Vert Vert Vert Vert 0306 Vert Vert Vert Vert</td> <td>MAZREQ</td> <td>039A</td> <td>FORCE</td> <td>I</td> <td>Ι</td> <td>I</td> <td>I</td> <td>I</td> <td>I</td> <td>Ι</td> <td>Ι</td> <td></td> <td></td> <td>Щ</td> <td>(0:9>T3SD</td> <td></td> <td></td> <td>0</td> <td>000</td>	0302 STA-15(3) STA-15(3) 0303 Vert STA-15(3) STA-15(3) 0304 Vert STA STA-15(3) 0304 Vert STA STA-15(3) 0304 Vert Vert Vert Vert 0305 FOC vert Vert Vert Vert 0304 Vert vert Vert Vert Vert 0304 Vert vert Vert Vert Vert 0304 Vert Vert Vert Vert Vert Vert Vert 0305 Vert Vert Vert Vert Vert Vert Vert 0306 Vert Vert Vert Vert	MAZREQ	039A	FORCE	I	Ι	I	I	I	I	Ι	Ι			Щ	(0:9>T3SD			0	000
0368 Participant File-16, Parity	03613713813		039C								S	TA<15:0>							0	000
0300 04 0	0300 044 045 044 045 044 045 044 045 <td>MA2STB</td> <td>039E</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>S</td> <td>TB<15:0></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0</td> <td>000</td>	MA2STB	039E								S	TB<15:0>							0	000
0302CH011CMT-6-10CMT-	0302Checkuse <th< td=""><td>MA2PAD</td><td>03A0</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>ď</td><td>AD<15:0></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>000</td></th<>	MA2PAD	03A0								ď	AD<15:0>							0	000
034CHUBALFNULUINULUINULUINULUINULUINULUINULUINULUINULUINULUIINULUIINULUIII<	03.04CHERSIZEDIRHALFNULUKIIIMODE<10-IMODE<10-IMODE<10-13.05FORCEII </td <td>MA2CNT</td> <td>03A2</td> <td>1</td> <td>I</td> <td> </td> <td>I</td> <td>I</td> <td> </td> <td></td> <td></td> <td></td> <td></td> <td>CNT<</td> <td>9:0></td> <td></td> <td></td> <td></td> <td>0</td> <td>000</td>	MA2CNT	03A2	1	I		I	I						CNT<	9:0>				0	000
0306 CNCC 0 0 0 0 0 0 0 0 0 0 1038 Interval 100 In	03060100000000000030800 <td>MA3CON</td> <td>03A4</td> <td>CHEN</td> <td>SIZE</td> <td>DIR</td> <td>HALF</td> <td>NULLW</td> <td> </td> <td> </td> <td> </td> <td>Ι</td> <td>Ι</td> <td>AMODE</td> <td><1:0></td> <td>I</td> <td>Ι</td> <td>MODE<1:0</td> <td></td> <td>000</td>	MA3CON	03A4	CHEN	SIZE	DIR	HALF	NULLW				Ι	Ι	AMODE	<1:0>	I	Ι	MODE<1:0		000
03.08STA-15:0STA-15:003.0403.0400STB-15:003.0504.0000003.0604.0000003.0704.0000003.0804.00000003.0904.00000003.0104.00000003.0204.00000003.0304.00000003.0400000003.0500000003.0600000003.0700000003.0800000003.0900000003.0600000003.0700000003.0800000003.0900000003.0900000003.0900000003.0900000003.0900000003.09000000 <tr<< td=""><td>0308STA-15:0STA-15:003.040-STA-15:003.050STA-15:003.06003.07003.080003.09003.09003.09003.09003.09003.0903.0903.0003.0103.0203.0303.0403.0503.0603.0703.0803.0903.0903.0903.09<td>MA3REQ</td><td>03A6</td><td>FORCE</td><td>Ι</td><td>Ι</td><td>Ι</td><td> </td><td>I</td><td>Ι</td><td> </td><td>Ι</td><td></td><td></td><td>Ч</td><td>(0:9>13SD</td><td></td><td></td><td>0</td><td>000</td></td></tr<<>	0308STA-15:0STA-15:003.040-STA-15:003.050STA-15:003.06003.07003.080003.09003.09003.09003.09003.09003.0903.0903.0003.0103.0203.0303.0403.0503.0603.0703.0803.0903.0903.0903.09 <td>MA3REQ</td> <td>03A6</td> <td>FORCE</td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td> </td> <td>I</td> <td>Ι</td> <td> </td> <td>Ι</td> <td></td> <td></td> <td>Ч</td> <td>(0:9>13SD</td> <td></td> <td></td> <td>0</td> <td>000</td>	MA3REQ	03A6	FORCE	Ι	Ι	Ι		I	Ι		Ι			Ч	(0:9>13SD			0	000
03AbSIB03AcSIBSIBSIBSIBSIDSI	03Al STB<15.0 03Al		03A8								S	TA<15:0>							0	000
0302 034 035 <td>0302 CM- CM <thc< td=""><td></td><td>03AA</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>S.</td><td>TB<15:0></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>000</td></thc<></td>	0302 CM- CM CM <thc< td=""><td></td><td>03AA</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>S.</td><td>TB<15:0></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>000</td></thc<>		03AA								S.	TB<15:0>							0	000
034 - - - - - CNT-60.0- 0380 CHEN SIZE DIR HALF NULUW - - - - NoDe-1:0- 0380 CHEN SIZE DIR HALF NULUW - - - - NoDe-1:0- 0381 CHEN SIZE NULUW - - NoDE-1:0- - - NoDE-1:0- 0382 CHEN SIZE NULUW - - - - - - NoDE-1:0- 0383 CHEN SIZE NULUW - - - - - - - - NoDE-1:0- 0384 N SIZE NULUW - <	03E C		03AC								Ρ	4D<15:0>							0	000
0300CHEUSIZEDIRHALFNULUWCCCCCMODE<1:0>MODE<1:0>MODE<1:0>0312FORCEVVVVVVVNNODE<1:0>NODE<1:0>0314YYYYYYYYYYY0315YYYYYYYYYY0316VVVVYYYYYYY0317VVVVVYYYYYYY0318VVVVYYY	0300 CHEN SIZE DIR HALF NULLW C C C C MODE<1:0 MODE<1:0 MODE<1:0 0312 FORCE L L L L L L MODE L MODE L MODE L MODE L L MODE L <td></td> <td>03AE</td> <td>Ι</td> <td>Ι</td> <td> </td> <td>Ι</td> <td> </td> <td> </td> <td></td> <td></td> <td></td> <td></td> <td>CNT<</td> <td>9:0></td> <td></td> <td></td> <td></td> <td>0</td> <td>000</td>		03AE	Ι	Ι		Ι							CNT<	9:0>				0	000
03B2 FORCE - - - IRGREL-6:0- 03B4 -	03B2 FORCE - - - - IRQSEL<6:0 03B4 -	MA4CON	03B0	CHEN	SIZE	DIR	HALF	NULLW	I	Ι		Ι	Ι	AMODE	<1:0>	I	Ι	MODE<1:0		000
03B4 STA-15.0 03B5 STA-15.0 03B6 STA-15.0 03B7 U 03B6 STA-15.0 03B7 U 03B6 STA-15.0 03B7 U 03B6 STA 03B7 U 03B6 U 04B U 05B U <t< td=""><td>03B4 STA-15:0> 03B6 STB-15:0> 03B8 STB-15:0> 03B0 U U U 03B1 FOLCE U U U U 03B1 FORCE U U U U U U 03B2 CHEN SIZE DIR HALF NULLW U <</td><td>MA4REQ</td><td>03B2</td><td>FORCE</td><td>Ι</td><td>Ι</td><td>Ι</td><td> </td><td>I</td><td>Ι</td><td> </td><td>Ι</td><td></td><td></td><td>Ч</td><td>(0:9>13SD</td><td></td><td></td><td>0</td><td>000</td></t<>	03B4 STA-15:0> 03B6 STB-15:0> 03B8 STB-15:0> 03B0 U U U 03B1 FOLCE U U U U 03B1 FORCE U U U U U U 03B2 CHEN SIZE DIR HALF NULLW U <	MA4REQ	03B2	FORCE	Ι	Ι	Ι		I	Ι		Ι			Ч	(0:9>13SD			0	000
03B6 STB<15:0+	03B6 STB<415:0> 03B8 PA 03B0 PA 03B1 PA 03B2 PA 03B1 PA 03B2 PA 03B3 PA 03B4 PA 03B5 PA 03B2 PA 03B3 PA 03B4 PA 03B5 PA 03C4 PA 03C5	0MA4STA	03B4								S	TA<15:0>							0	000
03B8 PAD-15.0 03B4	03B8 PAD-615:0> 03B4 MODE<1:0> MODE<1:0> <	0MA4STB	03B6								ŝ	TB<15:0>							0	000
03BA - - - - - - - - - - - - - - - - - - - 0 001 - - - - - - - - 0 - - 0 - - 0 - <td>03B4 - - - - - - - - 03BC 03BC CHEN SIZE DIR HALF NULLW - - AMODE<1:0> - - MODE<1:0> 03BC CHEN SIZE DIR HALF NULLW - - - AMODE<1:0> - - MODE<1:0> 03BC CHEN SIZE - - - - - - MODE<1:0> - - - - MODE<1:0> - - - MODE<1:0> - - - - - - - - - - - - - - - - - - -</td> <td>0MA4PAD</td> <td>03B8</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Ρ</td> <td>4D<15:0></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0</td> <td>000</td>	03B4 - - - - - - - - 03BC 03BC CHEN SIZE DIR HALF NULLW - - AMODE<1:0> - - MODE<1:0> 03BC CHEN SIZE DIR HALF NULLW - - - AMODE<1:0> - - MODE<1:0> 03BC CHEN SIZE - - - - - - MODE<1:0> - - - - MODE<1:0> - - - MODE<1:0> - - - - - - - - - - - - - - - - - - -	0MA4PAD	03B8								Ρ	4D<15:0>							0	000
03BC CHEN SIZE DIR HALF NULLW -	03BC CHEN SIZE DIR HALF NULLW - - - AMODE<1:0> - - - MODE<1:0> 03BE FORCE - - - - - - - - - - - - MODE<1:0> - -	MA4CNT	03BA	I	I		I	I	I					CNT<	9:0>				0	000
03BE FORCE - - - - - - 03C0 STA<15:0> STA<15:0> STA<15:0>	03BE FORCE - - - - - IRQSEL<6:0> 03C0 STA<15:0> STA<15:0> STB<15:0> STB<15:0>		03BC	CHEN	SIZE	DIR	HALF	NULLW	I	I		I	I	AMODE-		I	I	MODE<1:0		000
03C0 STA<15:0> 03C2 STB<15:0>	03C0 STA<15:0> 03C2 STB<15:0> — = unimblemented. read as '0'. Reset values are shown in hexadecimal.		03BE	FORCE	I		Ι	I	I	Ι	I	I			Щ	KQSEL<6:0>			0	000
03C2 STB<15:0>	03C2 STB<15:0> — = unimplemented. read as '0. Reset values are shown in hexadecimal.		03C0								ŝ	TA<15:0>							0	000
			03C2								ŝ	TB<15:0>							0	000

TABLE 4-20:	20:	DMAF	REGIST	DMA REGISTER MAP (CONTINUED)			~											Jd
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All <mark>a</mark> S Resets
DMA5PAD	03C4								Ρ¢	PAD<15:0>								38
DMA5CNT	03C6	I	I	I	I	I	I					CNT	CNT<9:0>					
DMA6CON	03C8	CHEN	SIZE	DIR	HALF	NULLW	I	I	I	I	I	AMODE<1:0>	E<1:0>	I	I	MODE<1:0>	<1:0>	
DMA6REQ	03CA	FORCE	I	I	I	I	I	I	1	I			1	IRQSEL<6:0>				8₩ °
DMA6STA	03CC								S.	STA<15:0>								000000
DMA6STB	03CE								S	STB<15:0>								04
DMA6PAD	03D0								Ρź	PAD<15:0>								場。
DMA6CNT	03D2	I	I	I	I	I	I					CNT	CNT<9:0>					Ng 00
DMA7CON	03D4	CHEN	SIZE	DIR	HALF	NULLW	I	I		I	Ι	AMODE<1:0>	E<1:0>	I		MODE<1:0>	<1:0>	100 total
DMA7REQ	03D6	FORCE	I		I		I	I		I			4	IRQSEL<6:0>				0000
DMA7STA	03D8								S.	STA<15:0>								0000
DMA7STB	03DA								S	STB<15:0>								0000
DMA7PAD	03DC								Ρź	PAD<15:0>								0000
DMA7CNT	03DE	I	I	I	I	I	I					CNT	CNT<9:0>					0000
DMACSO	03E0 F	PWCOL7	PWCOL6	PWCOL5	PWCOL4	PWCOL3	PWCOL2	PWCOL2 PWCOL1 PWCOL0	DNCOL0	XWCOL7	XWCOL6	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1	XWCOL0	0000
DMACS1	03E2	I	Ι	I	I		LSTCH<3:0>	<3:0>		PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0	0000
DSADR	03E4								DS/	DSADR<15:0>								0000

TABLE 4-21 :		ECAN1 REGISTER MAP WHEN	REGIST	ER MA	> WHEN	S	1CTRL1.WIN =	 = 0 OR 1		(FOR dsPIC33FJ128MC802/804 AND dsPIC33FJ64MC802/804)	3FJ128	MC802/	804 AN	D dsPIC	33FJ64	4MC802/	(804)	<u>查</u> ì
File Name	Addr	- Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1CTRL1	0400			CSIDL	ABAT			REQOP<2:0>	6	OF	OPMODE<2:0>	6	1	CANCAP	I	I	NIN	04 8 04 8
C1CTRL2	0402		I	I	I	Ι	I		I	Ι		I			DNCNT<4:0>	Δ		33 °
C1VEC	0404	1	I	1			FILHIT<4:0>	_		I				ICODE<6:0>	^			F 0000
C1FCTRL	0406		DMABS<2:0>	<u> </u>	1	Ι	Ι	I	Ι	Ι	1	Ι			FSA<4:0>			12
C1FIFO	0408		I			FBF	FBP<5:0>			I				FNRB	FNRB<5:0>			8 <u>M</u> 8
C1INTF	040A		I	TXBO	TXBP	RXBP	TXWAR	RXWAR	EWARN	IVRIF	WAKIF	ERRIF	I	FIFOIF	RBOVIF	RBIF	TBIF	
C1INTE	040C		I	I	I	Ι	Ι		I	IVRIE	WAKIE	ERRIE	I	FIFOIE	RBOVIE	RBIE	TBIE	04
C1EC	040E				TERRC	TERRCNT<7:0>							RERRCNT<7:0>	T<7:0>				
C1CFG1	0410		I	1	I	I	I	I	I	>WLS	SJW<1:0>			BRP	BRP<5:0>			
C1CFG2	0412		WAKFIL	I	I	Ι		SEG2PH<2:0>	<0.	SEG2PHTS	S SAM		SEG1PH<2:0>	<0:	Ľ.	PRSEG<2:0>	_	法 。
C1FEN1	0414	FLTEN15	FLTEN14	FLTEN13	FLTEN12	ELTEN11	I FLTEN10	D FLTEN9	FLTEN8	FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0	FFF
C1FMSKSEL1	1 0418		F7MSK<1:0>	F6MS	F6MSK<1:0>	F5M	F5MSK<1:0>	F4M5	F4MSK<1:0>	F3MSF	F3MSK<1:0>	F2MS	F2MSK<1:0>	F1MSI	F1MSK<1:0>	F0MSK<1:0>	<1:0>	0000
C1FMSKSEL2	2 041A		F15MSK<1:0>	F14M	F14MSK<1:0>	F13N	F13MSK<1:0>	F12M	F12MSK<1:0>	F11MS	F11MSK<1:0>	F10M	F10MSK<1:0>	F9MSI	F9MSK<1:0>	F8MSK<1:0>	<1:0>	0000
Legend: —= TABLE 4-22:	— = unir 22:	= unimplemented, read as '0'. Reset values are shown in hexadecimal. ECAN1 REGISTER MAP WHEN C1CTRL1.V	nplemented, read as 'o'. Reset values are shown in ECAN1 REGISTER MAP WHEN C	. Reset vali	J WHEN	wn in hexa	decimal.	= 0 (F	OR dsP	n hexadecimal. 1CTRL1.WIN = 0(FOR dsPIC33FJ128MC802/804 AND dsPIC33FJ64MC802/804)	28MC80	2/804 A	ND dsF	IC33FJ(64MC80)2/804)		
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII
																		Kesets
	0400- 041E							See	See definition when WIN	when WIN = x	×							
C1RXFUL1	0420	RXFUL15 F	RXFUL14 R	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8	RXFUL7 F	RXFUL6 F	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0	0000
C1RXFUL2	0422	RXFUL31 F	RXFUL30 F	RXFUL29	RXFUL28	RXFUL27	RXFUL26	RXFUL25	RXFUL24	RXFUL23 R	RXFUL22 R	RXFUL21	RXFUL20	RXFUL19	RXFUL18	RXFUL17	RXFUL16	0000
C1RXOVF1	0428	RXOVF15 F	RXOVF14 RXOVF13 RXOVF12	3XOVF13	RXOVF12	RXOVF11	RXOVF10 RXOVF9		RXOVF8	RXOVF7 F	RXOVF6 F	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0	0000
C1RXOVF2	042A I	RXOVF31 RXOVF30 RXOVF29 RXOVF28 RXOVF27	RXOVF30 F	SXOVF29	RXOVF28		RXOVF26	RXOVF25 RXOVF24		RXOVF23 R	RXOVF22 RXOVF21 RXOVF20 RXOVF19 RXOVF18 RXOVF17 RXOVF16	XOVF21	3XOVF20	RXOVF19	RXOVF18	RXOVF17	RXOVF16	0000
C1TR01CON	0430	TXEN1	TXABT1 T	TXLARB1	TXERR1	TXREQ1	RTREN1	TX1PRI<1:0>	l<1:0>	TXEN0 1	TXABT0 T	TXLARB0	TXERR0	TXREQ0	RTREN0	TX0PRI<1:0>	<1:0>	0000
C1TR23CON	0432	TXEN3		TXLARB3	TXERR3	TXREQ3	RTREN3	TX3PRI<1:0>	l<1:0>	TXEN2 1	TXABT2 T	TXLARB2	TXERR2	TXREQ2	RTREN2	TX2PRI<1:0>	l<1:0>	0000
C1TR45CON	0434	TXEN5	TXABT5 T	TXLARB5	TXERR5	TXREQ5	RTREN5	TX5PRI<1:0>	l<1:0>	TXEN4 1	TXABT4 T	TXLARB4	TXERR4	TXREQ4	RTREN4	TX4PRI<1:0>	l<1:0>	0000
C1TR67CON	0436	TXEN7	TXABT7 T	TXLARB7	TXERR7	TXREQ7	RTREN7	TX7PRI<1:0>	l<1:0>	TXEN6 1	TXABT6 T	TXLARB6	TXERR6	TXREQ6	RTREN6	TX6PRI<1:0>	l<1:0>	0000
C1RXD	0440								Received Data Word	ata Word								XXXX
C1TXD	0442								Transmit Data Word	ata Word								XXXX
- huana		= unknown value on Beset		=nimnlemented	nented read as		e activation a	re chown in	o' Deset values are shown in hexadecima	a								

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-23:		ECAN1 REGISTER MAP WHEN C	EGISTE	ER MAF	WHEN	N C1CT	1CTRL1.WIN = 1	N = 1 (FOR ds	PIC33F.	J128MC	(FOR dsPIC33FJ128MC802/804 AND dsPIC33FJ64MC802/804)	AND ds	PIC33F.	J64MC8	302/804]ds
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0400- 041E								See definit	See definition when WIN = x	XIN = X							
C1BUFPNT1	0420		F3BP<3:0>	<3:0>			F2BP.	F2BP<3:0>			F1BP	F1BP<3:0>			F0BP<3:0>	<3:0>		0000
C1BUFPNT2	0422		F7BP<3:0>	<3:0>			F6BP<3:0>	<3:0>			F5BP	F5BP<3:0>			F4BP<3:0>	<3:0>		0000
C1BUFPNT3	0424		F11BP<3:0>	<3:0>			F10BP<3:0>	<3:0>			F9BP	F9BP<3:0>			F8BP<3:0>	<3:0>		0000
C1BUFPNT4	0426		F15BP<3:0>	<3:0>			F14BP<3:0>	<3:0>			F13BF	F13BP<3:0>			F12BP<3:0>	<3:0>		0000
C1RXM0SID	0430				SID<10:3>	10:3>					SID<2:0>			MIDE	Ι	EID<	EID<17:16>	XXXX
C1RXM0EID	0432				EID<15:8>	15:8>							EID<7:0>	7:0>	-			xxxx
C1RXM1SID	0434				SID<10:3>	10:3>					SID<2:0>			MIDE	Ι	EID<	EID<17:16>	
C1RXM1EID	0436				EID<15:8>	15:8>							EID<7:0>	7:0>				XXXX
C1RXM2SID	0438				SID<10:3>	10:3>					SID<2:0>			MIDE	Ι	EID<	EID<17:16>	XXXX
C1RXM2EID	043A				EID<15:8>	15:8>							EID<7:0>	7:0>				XXXX
C1RXF0SID	0440				SID<10:3>	10:3>					SID<2:0>		Ι	EXIDE	Ι	EID<	EID<17:16>	XXXX
C1RXF0EID	0442				EID<15:8>	15:8>							EID<7:0>	7:0>				XXXX
C1RXF1SID	0444				SID<10:3>	10:3>					SID<2:0>			EXIDE	Ι	EID<	EID<17:16>	XXXX
C1RXF1EID	0446				EID<15:8>	15:8>							EID<7:0>	7:0>				XXXX
C1RXF2SID	0448				SID<10:3>	10:3>					SID<2:0>			EXIDE	Ι	EID<	EID<17:16>	XXXX
C1RXF2EID	044A				EID<15:8>	15:8>							EID<7:0>	7:0>				XXXX
C1RXF3SID	044C				SID<10:3>	10:3>					SID<2:0>		Ι	EXIDE	Ι	EID<	EID<17:16>	XXXX
C1RXF3EID	044E				EID<15:8>	15:8>							EID<7:0>	7:0>				XXXX
C1RXF4SID	0450				SID<10:3>	10:3>					SID<2:0>		Ι	EXIDE	Ι	EID<	EID<17:16>	XXXX
C1RXF4EID	0452				EID<15:8>	15:8>							EID<7:0>	7:0>				XXXX
C1RXF5SID	0454				SID<10:3>	10:3>					SID<2:0>			EXIDE		EID<	EID<17:16>	XXXX
C1RXF5EID	0456				EID<15:8>	15:8>							EID<7:0>	7:0>				XXXX
C1RXF6SID	0458				SID<10:3>	10:3>					SID<2:0>			EXIDE		EID<	EID<17:16>	XXXX
C1RXF6EID	045A				EID<15:8>	15:8>							EID<7:0>	7:0>				XXXX
C1RXF7SID	045C				SID<10:3>	10:3>					SID<2:0>			EXIDE	Ι	EID<	EID<17:16>	XXXX
C1RXF7EID	045E				EID<15:8>	15:8>							EID<7:0>	7:0>				XXXX
C1RXF8SID	0460				SID<10:3>	10:3>					SID<2:0>			EXIDE	Ι	EID<	EID<17:16>	XXXX
C1RXF8EID	0462				EID<15:8>	15:8>							EID<7:0>	7:0>				XXXX
C1RXF9SID	0464				SID<10:3>	10:3>					SID<2:0>			EXIDE	Ι	EID<	EID<17:16>	XXXX
C1RXF9EID	0466				EID<15:8>	15:8>							EID<7:0>	7:0>				XXXX
C1RXF10SID	0468				SID<10:3>	10:3>					SID<2:0>			EXIDE		EID<	EID<17:16>	XXXX
C1RXF10EID	046A				EID<15:8>	15:8>							EID<7:0>	7:0>				XXXX
C1RXF11SID	0970																	-

© 2009 Microchip Technology Inc.

الله الله الله الله الله الله الله الل	P](C3.	BF.	J]:	281	ИÇ	8 <u>0</u> 4	1 <u>(</u> ‡	<u></u> 東	6
All Reserved	XXXX	XXXX	XXXX	XXXX	CXXX	CXXX	xxx	CXXX	XXXX	
Bit 0		7:16>		7:16>		7:16>		7:16>		
 Bit 1		EID<17:16>		EID<17:16>		EID<17:16>		EID<17:16>		
 Bit 2						I				
 Bit 3	۸	EXIDE	^	EXIDE	۸	EXIDE	۸	EXIDE	^	
 Bit 4	EID<7:0>	1	EID<7:0>	1	EID<7:0>	I	EID<7:0>	1	EID<7:0>	
 Bit 5										
Bit 6 E		SID<2:0>		SID<2:0>		SID<2:0>		SID<2:0>		
		SID		SID		SID		SID		
Bit 7										ecima
 Bit 8									-	.0, Reset values are shown in hexadecimal
Bit 9									-	s are show
Bit 10									-	PSPT VALIP
Bit 11	EID<15:8>	SID<10:3>	EID<15:8>	SID<10:3>	EID<15:8>	SID<10:3>	EID<15:8>	SID<10:3>	EID<15:8>	a 'o' R
Bit 12	EID<	SID<	EID<	SID<	EID<	SID<	EID<	SID<	EID<	nented reg
Bit 13									-	= unimplen
Bit 14										x = unknown value on Reset — = unimplemented read as
Bit 15										no enley c
Addr	046E	0470	0472	0474	0476	0478	047A	047C	047E	= IINKNOW
File Name	C1RXF11EID	C1RXF12SID	C1RXF12EID	C1RXF13SID	C1RXF13EID	C1RXF14SID	C1RXF14EID	C1RXF15SID	EID	edend: × :

查询ds	All All Resets	3F	J]	28. 141		30 ²	供	001	001 100	001F	1F1F	001F	1F1F	001F	1F1F	1F1F	1F1F	001F	1F1F	001F	001F	
	Res	1F0	100	1F	1F1	lFl	1F1	00	00	00	1F	00	1F	00	1F	1F	1F	00	1F	00	00	
	Bit 0	I																				
	Bit 1	I						^	۸	۸	^	^	^	^	~	~					^	
	Bit 2	I	INT2R<4:0>	T2CKR<4:0>	T4CKR<4:0>	IC1R<4:0>	IC7R<4:0>	OCFAR<4:0>	FLTA1R<4:0>	FLTA2R<4:0>	QEA1R<4:0>	INDX1R<4:0>	QEA2R<4:0>	NDX2R<4:0>	U1RXR<4:0>	U2RXR<4:0>	SDI1R<4:0>	SS1R<4:0>	SDI2R<4:0>	SS2R<4:0>	C1RXR<4:0>	
	Bit 3	I							H	H	•	-	•	-								
	Bit 4	Ι																				
	Bit 5	I	Ι	I	-	Ι	Ι	Ι	Ι	Ι	-	-	-	-	Ι	-	I	Ι	Ι	-	Ι	
	Bit 6	I	I	I	Ι	Ι	Ι	Ι	Ι	I	Ι	Ι	Ι	Ι	Ι	Ι	I	Ι	Ι	Ι	Ι	
	Bit 7	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I		
	Bit 8		Ι					I	I	I		I		I				I		I	I	0'. Reset values are shown in hexadecimal. IsPIC33FJ64MC802/804 devices only.
R MAP	Bit 9		Ι						Ι	I					~	~		I			I	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexade This register is present for dsPIC33FJ128MC802/804 and dsPIC33FJ64MC802/804 devices only.
REGISTER MAP	Bit 10	INT1R<4:0>	Ι	T3CKR<4:0>	T5CKR<4:0>	IC2R<4:0>	IC8R<4:0>		Ι	Ι	QEB1R<4:0>	Ι	QEB2R<4:0>	Ι	U1CTSR<4:0>	U2CTSR<4:0>	SCK1R<4:0>	I	SCK2R<4:0>	I	I	0'. Reset value sPIC33FJ64M
T INPUT	Bit 11		Ι						Ι	Ι								I			I	ted, read as ' 02/804 and d
PERIPHERAL PIN SELECT INPUT	Bit 12		I					I	I	I		I		I				I		I	I	x = unknown value on Reset, — = unimplemented, read as This register is present for dsPIC33FJ128MC802/804 and c
AL PI	Bit 13	I	I	I	Ι	Ι	I	Ι	I	Ι	Ι	Ι	Ι	Ι	I	I	I	Ι	Ι	Ι	Ι	eset, — : or dsPIC
PHER	Bit 14	I	I	I	Ι	Ι	Ι	Ι	Ι	l	Ι	Ι	Ι	Ι	Ι	Ι	I	I	Ι	Ι		lue on R present fi
PERI	Bit 15	Ι	Ι	I	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	I		Ι	I	I	Ι	Ι	I	tnown va gister is ∤
·24:	Addr	0680	0682	0686	0688	068E	0694	0690	8690	A690	069C	069E	06A0	06A2	06A4	06A6	06A8	06AA	06AC	06AE	06B4	x = unk This re
TABLE 4-24:	File Name	RPINR0	RPINR1	RPINR3	RPINR4	RPINR7	RPINR10	RPINR11	RPINR12	RPINR13	RPINR14	RPINR15	RPINR16	RPINR17	RPINR18	RPINR19	RPINR20	RPINR21	RPINR22	RPINR23	RPINR26 ⁽¹⁾	Legend: Note 1:

 \circledast 2009 Microchip Technology Inc.

DS70291D-page 61

查询d	AII Resets	30000	F] 0000	12	8 <u>0</u> 000	0000)4	共 0000		<u></u>	AII Resets	0000	0000	0000	
-	Bit 0 R		0	0	0	0	0	0	0		Bit 0 R	0	0	0	
AND										AND					
2/802	Bit 1	Δ	Δ	Δ	Δ	^	4	<	^	4/804	Bit 1	^	^	Δ	
4MC20	Bit 2	RP0R<4:0>	RP2R<4:0>	RP4R<4:0>	RP6R<4:0>	RP8R<4:0>	RP10R<4:0>	RP12R<4:0>	RP14R<4:0>	4MC20	Bit 2	RP0R<4:0>	RP2R<4:0>	RP4R<4:0>	
IC33FJ6	Bit 3									IC33FJ6	Bit 3				
2, dsPl	Bit 4									4, dsPI	Bit 4				
202/80	Bit 5	I	I	I						204/80	Bit 5				
J128M0	Bit 6	I	I	—	—	—	—	Ι	-	J128MC	Bit 6		—	I	
PIC33F	Bit 7	I	I	I	Ι	Ι	Ι	Ι	Ι	al. PIC33F	Bit 7	Ι	Ι	Ι	
FOR ds	Bit 8									FOR ds	Bit 8				
ER MAP	Bit 9									ER MAP	Bit 9				
PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33FJ128MC202/802, dsPIC33FJ64MC202/802 AND dsPIC33FJ32MC302	Bit 10	RP1R<4:0>	RP3R<4:0>	RP5R<4:0>	RP7R<4:0>	RP9R<4:0>	RP11R<4:0>	RP13R<4:0>	RP15R<4:0>	'0'. Reset values are shown in hexadecimal. UT REGISTER MAP FOR dSPIC33FJ128MC204/804, dSPIC33FJ64MC204/804 AND	Bit 10	RP1R<4:0>	RP3R<4:0>	RP5R<4:0>	
UTPUT	Bit 11							1	4		Bit 11				
-ECT O	Bit 12									emented, r	Bit 12				
PIN SEI AC302	Bit 13	I	I	I	Ι	Ι	Ι	Ι	I	own value on Reset, — = unimplemented, read as PERIPHERAL PIN SELECT OUTPI dsPIC33FJ32MC304	Bit 13	Ι	Ι	Ι	
PERIPHERAL PIN SI dsPIC33FJ32MC302	Bit 14	I	I	I	I			Ι		own value on Reset, — = unim PERIPHERAL PIN SI dsPIC33FJ32MC304	Bit 14			I	
PERIPI dsPIC3	Bit 15	I	I	I	Ι	Ι	I	Ι	I	 x = unknown value on Reset, — = unimplemented, read as 26: PERIPHERAL PIN SELECT OUTP dsPIC 33FJ32MC304 	Bit 15	Ι	I	I	
-25:	Addr	06C0	06C2	06C4	06C6	06C8	06CA	06CC	06CE		Addr	06C0	06C2	06C4	
TABLE 4-25:	File Name	RPOR0	RPOR1	RPOR2	RPOR3	RPOR4	RPOR5	RPOR6	RPOR7	Legend: × = U TABLE 4-26:	File Name	RPOR0	RPOR1	RPOR2	

		dsPIC3	dsPIC33FJ32MC304	AC304														
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
RPOR0	06C0	I		I			RP1R<4:0>				I	1			RP0R<4:0>			0000
RPOR1	06C2	-	Ι				RP3R<4:0>			—	Ι	I		-	RP2R<4:0>			0000
RPOR2	06C4	I	I	I			RP5R<4:0>			I	I	1			RP4R<4:0>			0000
RPOR3	0606	-	Ι	Ι			RP7R<4:0>			-	I	I			RP6R<4:0>			0000
RPOR4	06C8	-	Ι				RP9R<4:0>			—	Ι	I		-	RP8R<4:0>			0000
RPOR5	06CA	-	I	I			RP11R<4:0>				I			Ľ	RP10R<4:0>			0000
RPOR6	0600	-	Ι	Ι			RP13R<4:0>	_		-	I	I		Ľ	RP12R<4:0>			0000
RPOR7	06CE	-	I				RP15R<4:0>	^			I	I		Ľ	RP14R<4:0>			0000
RPOR8	06D0						RP17R<4:0>					1		Я	RP16R<4:0>			0000
RPOR9	06D2	-		I			RP19R<4:0>	^			I			Ľ	RP18R<4:0>			0000
RPOR10	06D4	-	Ι	I			RP21R<4:0>	^			Ι	Ι		Ľ	RP20R<4:0>			0000
RPOR11	06D6	—	Ι				RP23R<4:0>			-	Ι			ч	RP22R<4:0>			0000
RPOR12	06D8	-		I			RP25R<4:0>	^			I			Ľ	RP24R<4:0>			0000
Legend:	x = unk	nown value	on Reset, -	— = unimp.	lemented, r	ead as '0'. I	${ m x}$ = unknown value on Reset, — = unimplemented, read as 'o'. Reset values are shown in hexadecimal	are shown ir	n hexadecim	al.								

0000

0000

0000

0000

OBOE

OB1E

OB2E

OB3E

I

OBUF

OBE

IBOF

IB1F

IB2F

IB3F

1 1

1 1

PTEN14 IBOV

IЩ

PMPDIN2

PMDIN1

0606 0608 060A 060A

PMDOUT1 PMDOUT2 060E

PMSTAT

PMAEN

PTEN<10:0>

Parallel Port Data Out Register 1 (Buffers 0 and 1) Parallel Port Data Out Register 2 (Buffers 2 and 3)

Parallel Port Data In Register 1 (Buffers 0 and 1) Parallel Port Data In Register 2 (Buffers 2 and 3)

查询dsPI	C33	IJ	28	MC	8 <mark>0</mark>	4j	ΗŢ	<u>V</u> R	5	0]	ts	0	0	0	c
	Resets C.3.3	0000	Goboo	0000	000	40000		000	rra ^o poo	0000		All Resets	0000	0000	0000	0000
	Bit 0	RDSP	WAITE<1:0>						PTEN<1:0>	OBOE		Bit 0	RDSP	WAITE<1:0>		
02 ANE	Bit 1	WRSP	WAITE						PTEN	OB1E	04 ANE	Bit 1	WRSP	WAITE		
AC202/8	Bit 2	BEP							I	OB2E	AC204/8	Bit 2	BEP			
3FJ64N	Bit 3	CS1P	1<3:0>						I	OB3E	3FJ64N	Bit 3	CS1P	1<3:0>		
dsPIC3	Bit 4	I	WAITM<3:0>						I	I	dsPIC3	Bit 4	I	WAITM<3:0>		
202/802,	Bit 5	ALP							I	I	204/804,	Bit 5	ALP			
128MC2	Bit 6	CSF0	WAITB<1:0>	13:0>	Parallel Port Data Out Register 1 (Buffers 0 and 1)	Parallel Port Data Out Register 2 (Buffers 2 and 3)	ers 0 and 1)	ers 2 and 3)	I	OBUF	128MC2	Bit 6	CSF0	WAITB<1:0>	13:0>	Parallel Port Data Out Register 1 (Buffers 0 and 1)
IC33FJ	Bit 7	CSF1	WAITE	ADDR<13:0>	gister 1 (Buff	gister 2 (Buff	Parallel Port Data In Register 1 (Buffers 0 and 1)	Parallel Port Data In Register 2 (Buffers 2 and 3)	I	OBE	IC33FJ	Bit 7	CSF1	WAITE	ADDR<13:0>	hister 1 (Buff
OR dsP	Bit 8	PTRDEN	<1:0>		ata Out Reç	ata Out Reç	Data In Regi	Data In Regi	I	IB0F	OR dsP	Bit 8	PTRDEN	<1:0>		lata Out Rec
MAP F	Bit 9	PTWREN	MODE<1:0>		arallel Port D	arallel Port D	arallel Port [arallel Port [IB1F	MAP F	Bit 9	PTWREN	MODE<1:0>		arallel Port D
GISTER	Bit 10	PTBEEN	MODE16		Pa	Pa	٩.	٩.		IB2F	cimal. GISTER	Bit 10	PTBEEN	MODE16		ď
PARALLEL MASTER/SLAVE PORT REGISTER MAP FOR dsPIC33FJ128MC202/802, dsPIC33FJ64MC202/802 AND dsPIC33FJ32MC302	Bit 11	X<1:0>	<1:0>						I	IB3F	 	Bit 11	X<1:0>	<1:0>		
LAVE P	Bit 12	ADRMUX<1:0>	INCM<1:0>								LAVE P	Bit 12	ADRMUX<1:0>	INCM<1:0>		
STER/S C302	Bit 13	PSIDL	<1:0>						1	1	: Reset value STER/S C304	Bit 13	PSIDL	<1:0>		
-EL MA 3FJ32M	Bit 14	I	IRQM<1:0>	CS1					PTEN14	IBOV	, read as 'o' _EL MA 3FJ32M(Bit 14	I	IRQM<1:0>	CS1	
PARALLEL MASTEF dsPIC33FJ32MC302	Bit 15	PMPEN	ЛSUB	ADDR15					-	JBF	plemented, read as 'o'. Reset PARALLEL MASTEF dsPIC33FJ32MC304	Bit 15	PMPEN	ЛSUB	ADDR15	
	Addr	0600	0602	1000	0004	0606	0608	060A	060C	060E	unir	Addr	0090	0602	1000	0004
TABLE 4-27:	File Name	PMCON	PMMODE	PMADDR	PMDOUT1	PMDOUT2	PMDIN1	PMPDIN2	PMAEN	PMSTAT	Legend:= TABLE 4-28:	File Name	PMCON	PMMODE	PMADDR	PMD0LIT1

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

if 4 Bit 3 Bit 2 Bit 1 Bit 0 ARPT<7:0> CAL<7:0> CAL<7:0> Elit 3 Bit 1 Bit 0 CAL<7:0> CAL<7:0> CAL<7:0> Elit 3 Bit 1 Bit 0 Elit 3 0 PLEN<3:0> PLEN<3:0> Elit 3 Bit 1 Bit 0 Elit 0 0 PLEN<3:0> PLEN<3:0> CUPC3 Elit 1 Bit 0 Elit 0 0 PLEN<3:0> PLEN<3:0> Elit 3 Bit 1 Bit 0 Elit 0 0 PLEN<3:0> PLEN<3:0> CUPC3 Elit 0 Elit 0 Elit 0 0 PLEN<3:0> PLEN<3:0> Elit 1 Bit 0 Elit 0 Elit 0 0 PLEN<3:0> CUPC3 CUPC3 Elit 0 Elit 0 Elit 0 Elit 0 0 Elit 3 Bit 2 Bit 1 Bit 0 Elit 0 Elit 0 Elit 0 Elit 0 0 Elit 3 Bit 1 Bit 0 Elit 1 Elit 0 Elit 0 Elit	AII B Resets		وروم م <mark>رکز</mark>	F _x xxx	0000	8MC80	Reset	10000	0000	0000	0000		All Resets	0000	0000		All Resets	079F	XXXX	XXXX
10 Bit 9 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Alam Value Register Window based on RTCPTR<-1(3)	Bit 0										L			C1POS				TRISA0	RAO	LATAD
10 Bit 3 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 E Alarm Value Register Window based on APTR+1:0> ALRMPTR+1:0> ARPTR+1:0> ARPRR+1:0> ARPTR+1:0> <	Bit 1						Bit 1	3:0>					Bit 1	C1NEG	3:0>	0	Bit 1	TRISA1	RA1	I ATA1
Bit 15 Bit 14 Bit 13 Bit 15 Bit 14 Bit 15 Bit 15<	Bit 2						Bit 2	PLEN					Bit 2	C2POS	CVR<	2MC302	Bit 2	TRISA2	RA2	LATA2
Bit 15 Bit 13 Bit 12 Bit 14 Bit 13 Bit 14 Bit 13 Bit 14 Bit 15 Bit 14 Bit 14<	Bit 3		<0:7>Tc		VL<7:0>		Bit 3						Bit 3	C2NEG		C33FJ3	Bit 3	TRISA3	RA3	LATA3
Bit 15 Bit 14 Bit 13 Bit 15 Bit 14 Bit 13 Bit 15 Bit 14 Bit 13 Bit 14 Bit 13 Bit 14 Bit 14 Bit 15 Bit 14 Bit 14 Bit 14 Bit 15 Bit 14 Bit 16 Bit 8 ALRMEN Image on Reset. Image on	Bit		AR		C		Bit 4	CRCGO					Bit 4	C1INV	CVRSS	ID dsPI	Bit 4	TRISA4	RA4	I ATA4
Bit 15 Bit 14 Bit 13 Bit 15 Bit 14 Bit 14 Bit 15 Bit 14 Bit 15 Bit 14 Bit 14<				A			Bit 5						Bit 5	C2INV	CVRR	/802 AN	Bit 5		I	
Bit 15 Bit 14 Bit 13 Bit 12 Bit 14 Bit 13 Bit 14 Bit 13 Bit 14 Bit 13 Bit 14 Bit 14 Bit 13 Bit 14 Bit 14 Bit 14 Bit 14 Bit 14 Bit 14 Bit 13 Bit 14 Bit 14 Bit 13 Bit 13 Bit 14 Bit 13 Bit 14 Bit 13 Bit 14 Bit 14 Bit 13 Bit 14 Bit 13 Bit 14 Bit 14<	Bit	APTR<1:0>		RTCPTR<1:			Bit 6	CRCMPT					Bit 6	CIOUT	CVROE	4MC202	Bit 6		1	
Bit 15 Bit 14 Bit 13 Bit 12 Bit 14 Bit 13 Bit 13 Bit 14 Bit 16 Bit 16<		w based on		v based on I			Bit 7	+	<u>^</u>	ut Register	Register		Bit 7	C2OUT	CVREN	C33FJ6	Bit 7	1	1	
Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 11 Bit 10 Bit 3 ALRMEN CHIME AMASK<3:0> AMASK<3:0> ALR ALR ALRMEN CHIME — ANASK<3:0> ALR ALR ALRUEN CHIME — ANASK<3:0> ALR ALR ALRUEN CHIME — ANASK<3:0> ALR ALR ALRUEN TCCWREN RTCSYNC HALFSEC RTCC Value Reg RTCC ANN value — — RTCSYNC HALFSEC RTC ALR ANN value — — RTCSYNC HALFSEC RTC RTC ANN value Bit 13 Bit 12 Bit 11 Bit 11 Bit 10 Bit 9 CI CINCL — — CSIDL _ _ _ CI CINCL Est 14 Bit 13 Bit 14 Bit 14 Bit 9 CI CINCL _ _ _ _	Bit	gister Winde	APTR<1:0>	jister Windov	PTR<1:0>	hexadecim	Bit 8		X<15:	RC Data Inp	CRC Result		Bit 8	CIOUTEN	I	2, dsPl	Bit 8	1	I	
Bit 15 Bit 14 Bit 13 Bit 12 Bit 14 Bit 13 Bit 14 Bit 10 ALRMEN CHIME AMASK<3:0> AMASK<3:0> ATC ALRMEN CHIME AMASK<3:0> ATC ATC ALRMEN CHIME ATC AMASK<3:0> ATC ALRMEN CHIME ATC AMASK<3:0> ATC ATC ATC RTC AMASK<3:0> ATC ATC ATC ATC ATC ATC ATC ATC RTCSYNC HALFSEC RTCC Sint 15 Bit 14 Bit 12 Bit 14 Bit 10 Bit 15 Bit 14 Bit 12 Bit 11 Bit 10 DUAL COMPARATOR REGISTER MAP ACCENT ACONORALIS Bit 15 Bit 14 Bit 12 Bit 14 Bit 10 Bit 10 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 CONORALIS CMIDL C C C C C <td>Bit 9</td> <td>am Value Re</td> <td>ALRI</td> <td>C Value Reg</td> <td>RTC</td> <td>re shown in</td> <td>Bit 9</td> <td></td> <td></td> <td>D</td> <td></td> <td></td> <td>Bit 9</td> <td></td> <td>1</td> <td>C202/80</td> <td>Bit 9</td> <td>I</td> <td> </td> <td>I</td>	Bit 9	am Value Re	ALRI	C Value Reg	RTC	re shown in	Bit 9			D			Bit 9		1	C202/80	Bit 9	I		I
Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 ALRMEN CHIME AMASK<3:0> AMASK<3:0> ALRMEN CHIME AMASK<3:0> AMASK<3:0> RTCEN — RTCSYNC HALFSEC Nun value on Reset, — = unimplemented, read as '0'. Res MASK<3:0> Nun value on Reset, — = unimplemented, read as '0'. Res MASK CRC REGISTER MAP Bit 13 Bit 12 Bit 11 Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 15 Bit 14 Bit 13 Bit 12 Bit 14 E DUAL COMPARATOR REGISTER MAP	Bit 10	Ala		RTC		et values a		VORD<4:0>				ecimal.	3it 10		1	ecimal. F J128M	Bit 10	1	I	I
Bit 15 Bit 14 Bit 13 Bit 12 ALRMEN CHIME	Bit 11		K<3:0>		HALFSEC	l as 'o'. Res	Bit 11	>				n in hexad				n in hexad sPIC33	Bit 11	1	I	
Bit 15 Bit 14 Bit 13 ALRMEN CHIME	Bit 12		AMAS		RTCSYNC	nented, reac	Bit 12					es are show		_		es are show		1	I	
Bit 15 Bit 14 ALRMEN CHIME ALRMEN CHIME ANTCEN - Own value on Reset, - Own value on Reset, - Own value on Reset, - -	Bit 13				RTCWREN	.= unimpler	Bit 13	CSIDL				. Reset valu				. Reset valu ER MAF	Bit 13		I	
Bit 15 ALRMEN ALRMEN ALRMEN ALRMEN ALRMEN Bit 15 Bi	Bit 14		CHIME		I	n Reset, — GISTER	Bit 14					, read as 'o' OMPAR		I		, read as 'o' REGIST	Bit 14	1	1	
	Bit 15		ALRMEN		RTCEN	own value o	Bit 15	1				plemented.	Bit 15	CMIDL	1	plemented.	Bit 15	1	I	

— = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Addr

File Name

0640 0642 0644 0646

CRCCON

CRCXOR

FABLE 4-30:

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal

0626

RCFGCAL

RTCVAL

Legend:

Addr 02C0 02C2 02C4 02C6

File Name

FABLE 4-32:

Legend: CVRCON

PORTA TRISA

— = unimplemented, read as '0'. Reset values are shown in hexadecimal

Addr 0630 0632

File Name

FABLE 4-31:

CRCWDAT

Legend:

CRCDAT

CMCON

REAL-TIME CLOCK AND CALENDAR REGISTER MAP TABLE 4-29:

0622 0624

ALCFGRPT

0620

ALRMVAL

Addr

File Name

DS70291D-page 64

© 2009 Microchip Technology Inc.

Legend:

ODCA LATA

— = unimplemented, read as '0'. Reset values are shown in hexadecimal.

x = unknown value on Reset,

3MCX02/X04

© 2009 Microchip Technology Inc.

杏ì	Alds	गत	33	FJ1:	28M	C804	供共	Ŵ	商	
<u> </u>	All Resets	0000	0000			All O	0000	0000		All Resets
	Bit 0	RL_BSR	RL_SSR			Bit 0				Bit 0
	Bit 1	IR_BSR	IR_SSR			Bit 1	NVMOP<3:0>			Bit 1
	Bit 2	IW_BSR	IW_ SSR			Bit 2	NVMC			Bit 2
ΟΝΓΥ	Bit 3	I	Ι			Bit 3		NVMKEY<7:0>		Bit 3
204/804	Bit 4	I	I			Bit 4		NVMK		Bit 4
J64MC2	Bit 5	I	I			Bit 5	I			Bit 5
sPIC33F	Bit 6	I	I			Bit 6	ERASE			Bit 6
AND ds	Bit 7	1	I	cimal.		Bit 7	I		cimal.	Bit 7
204/804	Bit 8		I	x = unknown value on Reset, — = unimplemented, read as 'o'. Reset values are shown in hexadecimal		Bit 8	1	Ι	 x = unknown value on Reset, — = unimplemented, read as 'o'. Reset values are shown in hexadecimal 39: PMD REGISTER MAP 	Bit 8
J128MC	Bit 9	1	I	es are show		Bit 9	1	Ι	es are show	Bit 9
PIC33F,	Bit 10	I	I	Reset value		Bit 10		Ι	Reset value	Bit 10
FOR ds	Bit 11	Ι	Ι	ead as 'o'.		Bit 11		Ι	ead as 'o'.	Bit 11
R MAP I	Bit 12	I	Ι	lemented, I	•	Bit 12	 		elemented, I	Bit 12
EGISTEI	Bit 13	I	I	— = unimp	NVM REGISTER MAP	Bit 13	WRERR	Ι	nown value on Reset, — = unimple PMD REGISTER MAP	Bit 13
RITY RE	Bit 14	I	I	e on Reset,	REGISTI	Bit 14	WREN	Ι	e on Reset, REGISTI	Bit 14
SECU	Bit 15	I	I	<pre>cnown valu€</pre>	NVM F	Bit 15	WR	Ι	PMD R	Bit 15
-37:	Addr	0270	0752	x = unk	-38:	Addr	0260	0766	. = unk	Addr
TABLE 4-37: SECURITY REGISTER MAP FOR dsPIC33FJ128MC204/804 AND dsPIC33FJ64MC204/804 ONLY	File Name	BSRAM	SSRAM	Legend:	TABLE 4-38:	File Name	NVMCON	NVMKEY	Legend: x = ur TABLE 4-39:	File Name

File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD	T4MD	0770 T5MD T4MD T3MD T2MD T1MD	T2MD	T1MD	QE11MD	QEI1MD PWM1MD		I2C1MD	I2C1MD U2MD	U1MD	U1MD SPI2MD SPI1MD	SP11MD		C1MD AD1MD	AD1MD	0000
PMD2	0772	0772 IC8MD IC7MD	IC7MD		I			IC2MD IC1MD	IC1MD	Ι	Ι	Ι		OC4MD	OC3MD	OC4MD OC3MD OC2MD OC1MD	OC1MD	0000
PMD3	0774	Ι	Ι		1		CMPMD	CMPMD RTCCMD PMPMD CRCMD DAC1MD QEI2MD PWM2MD	PMPMD	CRCMD	DAC1MD	QEI2MD	PWM2MD			Ι	I	0000
Legend:		own value	on Reset,	\mathbf{x} = unknown value on Reset, — = unimplemented, read as	lemented, n	ead as '0'.	Reset valu	'0'. Reset values are shown in hexadecimal	n in hexade	ecimal.								

查询也是FIC3315月至BWARA 年代在告

In addition to its use as a working register, the W15 register in the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices is also used as a software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 4-6. For a PC push during any CALL instruction, the MSb of the PC is zero-extended before the push, ensuring that the MSb is always clear.


Note: A PC push during exception processing concatenates the SRL register to the MSb of the PC prior to the push.


The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word aligned.

Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap does not occur. The stack error trap occurs on a subsequent push operation. For example, to cause a stack error trap when the stack grows beyond address 0x2000 in RAM, initialize the SPLIM with the value 0x1FFE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.





4.2.8 DATA RAM PROTECTION FEATURE

The dsPIC33F product family supports Data RAM protection features that enable segments of RAM to be protected when used in conjunction with Boot and Secure Code Segment Security. BSRAM (Secure RAM segment for BS) is accessible only from the Boot Segment Flash code when enabled. SSRAM (Secure RAM segment for RAM) is accessible only from the Secure Segment Flash code when enabled. See Table 4-1 for an overview of the BSRAM and SSRAM SFRs.

4.3 Instruction Addressing Modes

The addressing modes shown in Table 4-40 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

4.3.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (near data space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

4.3.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 < function> Operand 2

where Operand 1 is always a working register (that is, the addressing mode can only be register direct), which is referred to as Wb. Operand 2 can be a W register, fetched from data memory, or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- · Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-bit or 10-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

Addressing Mode	 Description				
File Register Direct	The address of the file register is specified explicitly.				
Register Direct	The contents of a register are accessed directly.				
Register Indirect	The contents of Wn forms the Effective Address (EA).				
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.				
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.				
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.				
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.				

TABLE 1440:3F FUNDAMENTAL ADDRESSING MODES SUPPORTED

4.3.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions and the DSP accumulator class of instructions provide a greater degree of addressing flexibility than other instructions. In addition to the addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note:	For the MOV instructions, the addressing mode specified in the instruction can differ							
	for the source and destination EA.							
	However, the 4-bit Wb (Register Offset)							
	field is shared by both source and							
	destination (but typically only used by							
	one).							

In summary, the following addressing modes are supported by move and accumulator instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

4.3.4 MAC INSTRUCTIONS

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY. N, MOVSAC and MSC), also referred to as MAC instructions, use a simplified set of addressing modes to allow the user application to effectively manipulate the data pointers through register indirect tables.

The two-source operand prefetch registers must be members of the set {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU, and W10 and W11 are always directed to the Y AGU. The effective addresses generated (before and after modification) must, therefore, be valid addresses within X data space for W8 and W9 and Y data space for W10 and W11.

Note:	Register	Indirect	with	Register	Offset			
	Addressing mode is available only for W9							
	(in X space) and W11 (in Y space).							

In summary, the following addressing modes are supported by the ${\tt MAC}$ class of instructions:

- Register Indirect
- Register Indirect Post-Modified by 2
- · Register Indirect Post-Modified by 4
- Register Indirect Post-Modified by 6
- Register Indirect with Register Offset (Indexed)

4.3.5 OTHER INSTRUCTIONS

Besides the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD Acc, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

查询和APICMpduleModulessing

Modulo Addressing mode is a method of providing an automated means to support circular data buffers using hardware. The objective is to remove the need for software to perform data address boundary checks when executing tightly looped code, as is typical in many DSP algorithms.

Modulo Addressing can operate in either data or program space (since the data pointer mechanism is essentially the same for both). One circular buffer can be supported in each of the X (which also provides the pointers into program space) and Y data spaces. Modulo Addressing can operate on any W register pointer. However, it is not advisable to use W14 or W15 for Modulo Addressing since these two registers are used as the Stack Frame Pointer and Stack Pointer, respectively.

In general, any particular circular buffer can be configured to operate in only one direction as there are certain restrictions on the buffer start address (for incrementing buffers), or end address (for decrementing buffers), based upon the direction of the buffer.


The only exception to the usage restrictions is for buffers that have a power-of-two length. As these buffers satisfy the start and end address criteria, they can operate in a bidirectional mode (that is, address boundary checks are performed on both the lower and upper address boundaries).

4.4.1 START AND END ADDRESS

The Modulo Addressing scheme requires that a starting and ending address be specified and loaded into the 16-bit Modulo Buffer Address registers: XMODSRT, XMODEND, YMODSRT and YMODEND (see Table 4-1).

Note: Y space Modulo Addressing EA calculations assume word-sized data (LSb of every EA is always clear).

FIGURE 4-7: MODULO ADDRESSING OPERATION EXAMPLE



The length of a circular buffer is not directly specified. It is determined by the difference between the corresponding start and end addresses. The maximum possible length of the circular buffer is 32K words (64 Kbytes).

4.4.2 W ADDRESS REGISTER SELECTION

The Modulo and Bit-Reversed Addressing Control register, MODCON<15:0>, contains enable flags as well as a W register field to specify the W Address registers. The XWM and YWM fields select the registers that operate with Modulo Addressing:

- If XWM = 15, X RAGU and X WAGU Modulo Addressing is disabled.
- If YWM = 15, Y AGU Modulo Addressing is disabled.

The X Address Space Pointer W register (XWM), to which Modulo Addressing is to be applied, is stored in MODCON<3:0> (see Table 4-1). Modulo Addressing is enabled for X data space when XWM is set to any value other than '15' and the XMODEN bit is set at MODCON<15>.

The Y Address Space Pointer W register (YWM) to which Modulo Addressing is to be applied is stored in MODCON<7:4>. Modulo Addressing is enabled for Y data space when YWM is set to any value other than '15' and the YMODEN bit is set at MODCON<14>.

查姆dsPIMODUL®ADDRe类的修 APPLICABILITY

Modulo Addressing can be applied to the Effective Address (EA) calculation associated with any W register. Address boundaries check for addresses equal to:

- The upper boundary addresses for incrementing buffers
- The lower boundary addresses for decrementing buffers

It is important to realize that the address boundaries check for addresses less than or greater than the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes can, therefore, jump beyond boundaries and still be adjusted correctly.

Note: The modulo corrected effective address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the effective address. When an address offset (such as [W7 + W2]) is used, Modulo Address correction is performed but the contents of the register remain unchanged.

4.5 Bit-Reversed Addressing

Bit-Reversed Addressing mode is intended to simplify data reordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which can be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

4.5.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing mode is enabled in any of these situations:

- BWM bits (W register selection) in the MODCON register are any value other than '15' (the stack cannot be accessed using Bit-Reversed Addressing)
- The BREN bit is set in the XBREV register
- The addressing mode used is Register Indirect with Pre-Increment or Post-Increment

If the length of a bit-reversed buffer is $M = 2^N$ bytes, the last 'N' bits of the data buffer start address must be zeros.

XB<14:0> is the Bit-Reversed Address modifier, or 'pivot point,' which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.

Note: All bit-reversed EA calculations assume word-sized data (LSb of every EA is always clear). The XB value is scaled accordingly to generate compatible (byte) addresses.

When enabled, Bit-Reversed Addressing is executed only for Register Indirect with Pre-Increment or Post-Increment Addressing and word-sized data writes. It does not function for any other addressing mode or for byte-sized data, and normal addresses are generated instead. When Bit-Reversed Addressing is active, the W Address Pointer is always added to the address modifier (XB), and the offset associated with the Register Indirect Addressing mode is ignored. In addition, as word-sized data is a requirement, the LSb of the EA is ignored (and always clear).

Note: Modulo Addressing and Bit-Reversed Addressing should not be enabled together. If an application attempts to do so, Bit-Reversed Addressing assumes priority when active for the X WAGU and X WAGU, Modulo Addressing is disabled. However, Modulo Addressing continues to function in the X RAGU.

If Bit-Reversed Addressing has already been enabled by setting the BREN (XBREV<15>) bit, a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the bit-reversed pointer.

查询**FlGPRE**4781128MC8944保展VERSED ADDRESS EXAMPLE




TABLE 4-41: BIT-REVERSED ADDRESS SEQUENCE (16-ENTRY)

Normal Address					Bit-Reversed Address				
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	0	0	0	8
0	0	1	0	2	0	1	0	0	4
0	0	1	1	3	1	1	0	0	12
0	1	0	0	4	0	0	1	0	2
0	1	0	1	5	1	0	1	0	10
0	1	1	0	6	0	1	1	0	6
0	1	1	1	7	1	1	1	0	14
1	0	0	0	8	0	0	0	1	1
1	0	0	1	9	1	0	0	1	9
1	0	1	0	10	0	1	0	1	5
1	0	1	1	11	1	1	0	1	13
1	1	0	0	12	0	0	1	1	3
1	1	0	1	13	1	0	1	1	11
1	1	1	0	14	0	1	1	1	7
1	1	1	1	15	1	1	1	1	15

查閱dsHinterfacingIRiogramaid Data Memory Spaces

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 architecture uses a 24-bit-wide program space and a 16-bit-wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated periodically. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look-ups from a large table of static data. The application can only access the least significant word of the program word.

4.6.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 8-bit Program Space Visibility register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.


Table 4-42 and Figure 4-9 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, and D<15:0> refers to a data space word.

	Access	Program Space Address					
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>	
Instruction Access	User	0	PC<22:1> 0				
(Code Execution)		0xx xxxx xxxx xxxx xxxx xxx0					
TBLRD/TBLWT (Byte/Word Read/Write)	User	TBLPAG<7:0>			Data EA<15:0>		
		0xxx xxxx xxxx xxxx xxxx					
	Configuration	TBLPAG<7:0>			Data EA<15:0>		
		1xxx xxxx xxxx xxxx xxxx xxxx					
Program Space Visibility	User	0	PSVPAG<7	:0>	Data EA<14:0> ⁽¹⁾		
(Block Remap/Read)		0	XXXX XXXX		XXX XXXX XXXX XXXX		

TABLE 4-42: PROGRAM SPACE ADDRESS CONSTRUCTION

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.





查録dsPIONTA ACCESS4 其的加密ROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit-wide word address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space that contains the least significant data word. TBLRDH and TBLWTH access the space that contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

- TBLRDL (Table Read Low):
 - In Word mode, this instruction maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).

- In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'.
- TBLRDH (Table Read High):
 - In Word mode, this instruction maps the entire upper word of a program address (P<23:16>) to a data address. The 'phantom' byte (D<15:8>), is always '0'.
 - In Byte mode, this instruction maps the upper or lower byte of the program word to D<7:0> of the data address, in the TBLRDL instruction. The data is always '0' when the upper 'phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in **Section 5.0 "Flash Program Memory"**.

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user application and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.




FIGURE 4-10: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

查询他的IC33用户ADINGDATAFROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access to stored constant data from the data space without the need to use special instructions (such as TBLRDL/H).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. By incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add a cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address 8000h and higher maps directly into a corresponding program memory address (see Figure 4-11), only the lower 16 bits of the

24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note:	PSV access is temporarily disabled during
	table reads/writes.

For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, and are executed inside a REPEAT loop, these instances require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop allows the instruction using PSV to access data, to execute in a single cycle.




FIGURE 4-11: PROGRAM SPACE VISIBILITY OPERATION

查句ESPIC33FJ128MC804供应商

查询5.9PIC无序ASHMPROGRAM MEMORY

- Note 1: This data sheet summarizes the features dsPIC33FJ32MC302/304, of the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. То complement the information in this data sheet, refer to Section 5. "Flash Programming" (DS70191) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming[™] (ICSP[™]) programming capability
- Run-Time Self-Programming (RTSP)

ICSP allows a dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/ X04 device to be serially programmed while in the end application circuit. This is done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGECx/PGEDx), and three other lines for power (VDD), ground (Vss) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user application can write program memory data either in blocks or 'rows' of 64 instructions (192 bytes) at a time or a single program memory word, and erase program memory in blocks or 'pages' of 512 instructions (1536 bytes) at a time.


5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits <7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits <15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits <23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS



查询dsIRTSEFOpenation4供应商

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user application to erase a page of memory, which consists of eight rows (512 instructions) at a time, and to program one row or one word at a time. Table 31-12 shows typical erase and programming times. The 8-row erase pages and single row write rows are edge-aligned from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers sequentially. The instruction words loaded must always be from a group of 64 boundary.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register. A total of 64 TBLWTL and TBLWTH instructions are required to load the instructions.

All of the table write operations are single-word writes (two instruction cycles) because only the buffers are written. A programming cycle is required for programming each row.

5.3 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.

The programming time depends on the FRC accuracy (see Table 31-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). Use the following formula to calculate the minimum and maximum values for the Row Write Time, Page Erase Time, and Word Write Cycle Time parameters (see Table 31-12).

EQUATION 5-1: PROGRAMMING TIME

$$\frac{T}{7.37 \text{ MHz} \times (FRC \text{ Accuracy})\% \times (FRC \text{ Tuning})\%}$$

For example, if the device is operating at +125°C, the FRC accuracy will be $\pm 5\%$. If the TUN<5:0> bits (see Register 9-4) are set to `bllllll, the Minimum Row Write Time is:

$$T_{RW} = \frac{11064 \text{ Cycles}}{7.37 \text{ MHz} \times (1 + 0.05) \times (1 - 0.00375)} = 1.435 \text{ ms}$$

and, the Maximum Row Write Time is:

$$T_{RW} = \frac{11064 \ Cycles}{7.37 \ MHz \times (1 - 0.05) \times (1 - 0.00375)} = 1.586 ms$$

Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

5.4 Control Registers

Two SFRs are used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY (Register 5-2) is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register. Refer to **Section 5.3 "Programming Operations"** for further details.

R/SO-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	U-0	U-0	U-0	U-0	U-0	
WR	WREN	WRERR		_	_	_		
bit 15		1					b	
U-0	R/W-0 ⁽¹⁾	U-0	U-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹	
	ERASE	_	_	-		<3:0> ⁽²⁾		
bit 7							b	
Legend:		SO = Satiabl	e only bit					
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'		
-n = Value at F	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	lown	
bit 15				r erase operation	on. The operatio	on is self-timed	and the bi	
bit 14	0 = Program o WREN: Write I	•	on is comp	lete and inactive	e			
	0 = Inhibit Fla	ash program/er sh program/era	se operatio					
bit 13		e Sequence Err	•					
	automatic	ally on any set	attempt of t	ence attempt or he WR bit) ppleted normally		s occurred (bit i	s set	
bit 12-7		ed: Read as '0'		ipieted normally	,			
bit 6	-							
bit o	 ERASE: Erase/Program Enable bit 1 = Perform the erase operation specified by NVMOP<3:0> on the next WR command 0 = Perform the program operation specified by NVMOP<3:0> on the next WR command 							
bit 5-4	Unimplemented: Read as '0'							
bit 3-0	•	NVM Operatio		ts ⁽²⁾				
	If ERASE = 1:	-						
		ry bulk erase op	peration					
	1110 = Reserved							
		General Segme						
	1100 = Erase 1011 = Reserv	Secure Segme	nt					
	0011 = No ope							
		ry page erase c	peration					
	0001 = No ope							
	0000 = Erase	a single Config	uration regi	ster byte				
	If ERASE = 0:							
	1111 = No ope							
	1110 = Reserv							
	1101 = No ope 1100 = No ope							
	1011 = Reserv							
		ry word prograr	n operation	I				
	0010 = No ope	eration	-					
		ry row program						
	0000 = Progra	im a single Con	figuration r	egister byte				
Note 1: Th	nese bits can only	y be reset on P	OR.					
0 . A1	l ath an a amhin ati	ons of NVMOP	<2.0> ara 1	nimplemented				

BRISTER 5128MCNMMCONTELASH MEMORY CONTROL REGISTER 查

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

查询dsPIC33F	J128MC80	4供应商					
REGISTER 5-2:	REGISTER 5-2: NVMKEY: NONVOLATILE MEMORY KEY REGISTER						
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—		—		—	—
bit 15							bit 8
W-0	W-0	VV-0	W-0	W-0	W-0	W-0	W-0
			NVM	<ey<7:0></ey<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit	t	U = Unimpleme	ented bit, rea	d as '0'	
-n = Value at POF	२	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown				

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **NVMKEY<7:0>:** Key Register (write-only) bits

查询我们C33PROGRAMM供员在GORITHM FOR FLASH PROGRAM MEMORY

Programmers can program one row of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 5-1):
 - a) Set the NVMOP bits (NVMCON<3:0>) to '0010' to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
 - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
 - c) Write 0x55 to NVMKEY.
 - d) Write 0xAA to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-2).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 0x55 to NVMKEY.
 - c) Write 0xAA to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user application must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-3.

EXAMPLE 5-1: ERASING A PROGRAM MEMORY PAGE

Set up NVMCON for block era	
MOV #0x4042, W0	i
MOV W0, NVMCON	; Initialize NVMCON
Init pointer to row to be E	ASED
MOV #tblpage(PROG_	LDDR), WO ;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #tbloffset(PRO	_ADDR), W0 ; Initialize in-page EA[15:0] pointer
TBLWTL W0, [W0]	; Set base address of erase block
DISI #5	; Block all interrupts with priority <7
	; for next 5 instructions
MOV #0x55, W0	
MOV W0, NVMKEY	; Write the 55 key
MOV #0xAA, W1	i
MOV W1, NVMKEY	; Write the AA key
BSET NVMCON, #WR	; Start the erase sequence
NOP	; Insert two NOPs after the erase
NOP	; command is asserted

查X约MRLEC5经了J128A@ADING小陆 WRITE BUFFERS

; Set up NVMCON for row programming oper	rations								
MOV #0x4001, W0	;								
MOV W0, NVMCON	; Initialize NVMCON								
; Set up a pointer to the first program	; Set up a pointer to the first program memory location to be written								
; program memory selected, and writes er	nabled								
MOV #0x0000, W0	;								
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR								
MOV #0x6000, W0	; An example program memory address								
; Perform the TBLWT instructions to writ	te the latches								
; 0th_program_word									
MOV #LOW_WORD_0, W2	;								
MOV #HIGH_BYTE_0, W3	;								
TBLWTL W2, [W0]	; Write PM low word into program latch								
TBLWTH W3, [W0++]	; Write PM high byte into program latch								
; 1st_program_word									
MOV #LOW_WORD_1, W2	;								
MOV #HIGH_BYTE_1, W3	;								
TBLWTL W2, [W0]	; Write PM low word into program latch								
TBLWTH W3, [W0++]	; Write PM high byte into program latch								
; 2nd_program_word									
MOV #LOW_WORD_2, W2	i								
MOV #HIGH_BYTE_2, W3	i								
TBLWTL W2, [W0]	; Write PM low word into program latch								
TBLWTH W3, [W0++]	; Write PM high byte into program latch								
•									
•									
•									
; 63rd_program_word									
MOV #LOW_WORD_31, W2	;								
MOV #HIGH_BYTE_31, W3									
TBLWTL W2, [W0]	; Write PM low word into program latch								
TBLWTH W3, [W0++]	; Write PM high byte into program latch								

EXAMPLE 5-3: INITIATING A PROGRAMMING SEQUENCE

; Block all interrupts with priority <7 ; for next 5 instructions
; Write the 55 key
i
; Write the AA key
; Start the erase sequence
; Insert two NOPs after the
; erase command is asserted

查询610PIC3RESE\$\$\$C804供应商

- Note 1: This data sheet summarizes the features dsPIC33FJ32MC302/304. of the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 8. "Reset" (DS70192) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Reset module combines all reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDTO: Watchdog Timer Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset

FIGURE	6 1.	
FIGURE	0-1.	

RESET SYSTEM BLOCK DIAGRAM

- IOPUWR: Illegal Condition Device Reset
 - Illegal Opcode Reset
 - Uninitialized W Register Reset
 - Security Reset

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of reset will make the SYSRST signal active. On system Reset, some of the registers associated with the CPU and peripherals are forced to a known Reset state and some are unaffected.


Note: Refer to the specific peripheral section or Section 3.0 "CPU" in this data sheet for register Reset states.

All types of device Reset sets a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1).

A POR clears all the bits, except for the POR bit (RCON<0>), that are set. The user application can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset is meaningful.



R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
TRAPR	IOPUWR	—		—	_	СМ	VREGS	
pit 15							bit	
			DAMO	DAMO	DAALO			
R/W-0 EXTR	R/W-0 SWR	R/W-0 SWDTEN ⁽²⁾	R/W-0 WDTO	R/W-0 SLEEP	R/W-0	R/W-1	R/W-1 POR	
bit 7	SWR	SWDTEN,	WDTO	SLEEP	IDLE	BOR	bit	
							Dit	
_egend:								
R = Readable	bit	W = Writable b	oit	U = Unimplem	nented bit, read	as '0'		
n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unki	nown	
bit 15	TRAPR: Tran	Reset Flag bit						
511 10		onflict Reset has	soccurred					
		onflict Reset has		d				
oit 14	IOPUWR: Ille	gal Opcode or l	Jninitialized \	N Access Rese	t Flag bit			
		I opcode detect Pointer caused		jal address mo	de or uninitiali	zed W registe	er used as a	
		Pointer caused I opcode or unir		eset has not oc	curred			
oit 13-10	-	ted: Read as '0			ourrou			
pit 9	•	ation Mismatch						
	1 = A configu	ration mismatch	Reset has o					
	•	ration mismatch						
bit 8		age Regulator S	-	-				
		egulator is activ egulator goes ir			ер			
bit 7	EXTR: External Reset (MCLR) Pin bit							
		Clear (pin) Res Clear (pin) Res						
bit 6		re Reset (Instru						
		instruction has l	, 0					
		instruction has						
bit 5	SWDTEN: So	oftware Enable/[Disable of WI	DT bit ⁽²⁾				
	1 = WDT is e							
	0 = WDT is di							
bit 4		hdog Timer Tim		t				
		e-out has occurr e-out has not oc						
bit 3		e-up from Sleep						
		as been in Sleep	-					
	 Device has not been in Sleep mode IDLE: Wake-up from Idle Flag bit 							
bit 2	IDLE: Wake-u	up nom lute riag	1 = Device was in Idle mode					
bit 2	1 = Device wa	-	-					

查询dsPIC33FI128MC804供应商 (4)

2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

查询**REGISTER** 的28MC RG ON TRESET CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 1
 BOR: Brown-out Reset Flag bit

 1 = A Brown-out Reset has occurred

 0 = A Brown-out Reset has not occurred

 bit 0
 POR: Power-on Reset Flag bit

 1 = A Power-on Reset has occurred
 - 0 = A Power-on Reset has not occurred
 - **Note 1:** All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

查询ds Bystem Reset804供应商

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 family of devices have two types of Reset:

- Cold Reset
- Warm Reset

A cold Reset is the result of a Power-on Reset (POR) or a Brown-out Reset (BOR). On a cold Reset, the FNOSC configuration bits in the FOSC device configuration register selects the device clock source.

A warm Reset is the result of all other reset sources, including the RESET instruction. On warm Reset, the device will continue to operate from the current clock source as indicated by the Current Oscillator Selection (COSC<2:0>) bits in the Oscillator Control (OSCCON<14:12>) register.

The device is kept in a Reset state until the system power supplies have stabilized at appropriate levels and the oscillator clock is ready. The sequence in which this occurs is detailed below and is shown in Figure 6-2.

1. **POR Reset:** A POR circuit holds the device in Reset when the power supply is turned on. The POR circuit is active until VDD crosses the VPOR threshold and the delay TPOR has elapsed.

- 2. **BOR Reset:** The on-chip voltage regulator has a BOR circuit that keeps the device in Reset until VDD crosses the VBOR threshold and the delay TBOR has elapsed. The delay TBOR ensures that the voltage regulator output becomes stable.
- 3. **PWRT Timer:** The programmable power-up timer continues to hold the processor in Reset for a specific period of time (TPWRT) after a BOR. The delay TPWRT ensures that the system power supplies have stabilized at the appropriate level for full-speed operation. After the delay TPWRT has elapsed, the SYSRST becomes inactive, which in turn enables the selected oscillator to start generating clock cycles.
- Oscillator Delay: The total delay for the clock to be ready for various clock source selections is given in Table 6-1. Refer to Section 9.0 "Oscillator Configuration" for more information.
- When the oscillator clock is ready, the processor begins execution from location 0x000000. The user application programs a GOTO instruction at the reset address, which redirects program execution to the appropriate start-up routine.
- The Fail-Safe Clock Monitor (FSCM), if enabled, begins to monitor the system clock when the system clock is ready and the delay TFSCM elapsed.

Oscillator Mode	Oscillator Startup Delay	Oscillator Startup Timer	PLL Lock Time	Total Delay
FRC, FRCDIV16, FRCDIVN	Toscd	—	—	Toscd
FRCPLL	Toscd	—	TLOCK	TOSCD + TLOCK
XT	Toscd	Tost	—	TOSCD + TOST
HS	Toscd	Tost	—	TOSCD + TOST
EC	—	—	—	—
XTPLL	Toscd	Тоят	TLOCK	Toscd + Tost + TLOCK
HSPLL	Toscd	Тоѕт	TLOCK	Toscd + Tost + TLOCK
ECPLL	—	—	TLOCK	TLOCK
Sosc	Toscd	Tost	_	TOSCD + TOST
LPRC	Toscd	_	_	Toscd


TABLE 6-1:OSCILLATOR DELAY

Note 1: ToscD = Oscillator Start-up Delay (1.1 μs max for FRC, 70 μs max for LPRC). Crystal Oscillator start-up times vary with crystal characteristics, load capacitance, etc.

2: TOST = Oscillator Start-up Timer Delay (1024 oscillator clock period). For example, TOST = 102.4 μs for a 10 MHz crystal and TOST = 32 ms for a 32 kHz crystal.

3: TLOCK = PLL lock time (1.5 ms nominal), if PLL is enabled.

查询FIGURE %F2:128MC %YSEEM RESET TIMING



Symbol	Parameter	Value	
VPOR	POR threshold	1.8V nominal	
TPOR	POR extension time	30 μs maximum	
VBOR	BOR threshold	2.5V nominal	
TBOR	BOR extension time	100 μs maximum	
TPWRT	Programmable power-up time delay	0-128 ms nominal	
TFSCM	GCM Fail-Safe Clock Monitor Delay		

TABLE BLE 33F USENCE AT TREAT

Note: When the device exits the Reset condition (begins normal operation), the device operating parameters (voltage, frequency, temperature, etc.) must be within their operating ranges, otherwise the device may not function correctly. The user application must ensure that the delay between the time power is first applied, and the time SYSRST becomes inactive, is long enough to get operating parameters all within specification.

6.2 Power-on Reset (POR)

A Power-on Reset (POR) circuit ensures the device is reset from power-on. The POR circuit is active until VDD crosses the VPOR threshold and the delay TPOR has elapsed. The delay TPOR ensures the internal device bias circuits become stable.

The device supply voltage characteristics must meet the specified starting voltage and rise rate requirements to generate the POR. Refer to **Section 31.0 "Electrical Characteristics"** for details.

The POR status (POR) bit in the Reset Control (RCON<0>) register is set to indicate the Power-on Reset.

6.2.1 Brown-out Reset (BOR) and Power-up timer (PWRT)

The on-chip regulator has a Brown-out Reset (BOR) circuit that resets the device when the VDD is too low (VDD < VBOR) for proper device operation. The BOR circuit keeps the device in Reset until VDD crosses VBOR threshold and the delay TBOR has elapsed. The delay TBOR ensures the voltage regulator output becomes stable.


The BOR status (BOR) bit in the Reset Control (RCON<1>) register is set to indicate the Brown-out Reset.

The device will not run at full speed after a BOR as the VDD should rise to acceptable levels for full-speed operation. The PWRT provides power-up time delay (TPWRT) to ensure that the system power supplies have stabilized at the appropriate levels for full-speed operation before the SYSRST is released.

The power-up timer delay (TPWRT) is programmed by the Power-on Reset Timer Value Select (FPWRT<2:0>) bits in the POR Configuration (FPOR<2:0>) register, which provides eight settings (from 0 ms to 128 ms). Refer to **Section 28.0 "Special Features"** for further details.

Figure 6-3 shows the typical brown-out scenarios. The reset delay (TBOR + TPWRT) is initiated each time VDD rises above the VBOR trip point





6.3 External Reset (EXTR)

The external Reset is generated by driving the MCLR pin low. The MCLR pin is a Schmitt trigger input with an additional glitch filter. Reset pulses that are longer than the minimum pulse width will generate a Reset. Refer to **Section 31.0 "Electrical Characteristics"** for minimum pulse width specifications. The External Reset (MCLR) Pin (EXTR) bit in the Reset Control (RCON) register is set to indicate the MCLR Reset.

6.3.0.1 EXTERNAL SUPERVISORY CIRCUIT

Many systems have external supervisory circuits that generate reset signals to Reset multiple devices in the system. This external Reset signal can be directly connected to the MCLR pin to Reset the device when the rest of system is Reset.

6.3.0.2 INTERNAL SUPERVISORY CIRCUIT

When using the internal power supervisory circuit to Reset the device, the external reset pin (MCLR) should be tied directly or resistively to VDD. In this case, the MCLR pin will not be used to generate a Reset. The external reset pin (MCLR) does not have an internal pull-up and must not be left unconnected.

6.4 Software RESET Instruction (SWR)

Whenever the RESET instruction is executed, the device will assert SYSRST, placing the device in a special Reset state. This Reset state will not reinitialize the clock. The clock source in effect prior to the RESET instruction will remain. SYSRST is released at the next instruction cycle, and the reset vector fetch will commence. The Software Reset (Instruction) Flag (SWR) bit in the Reset Control (RCON<6>) register is set to indicate the software Reset.

6.5 Watchdog Time-out Reset (WDTO)

Whenever a Watchdog time-out occurs, the device will asynchronously assert SYSRST. The clock source will remain unchanged. A WDT time-out during Sleep or Idle mode will wake-up the processor, but will not reset the processor.

The Watchdog Timer Time-out Flag (WDTO) bit in the Reset Control (RCON<4>) register is set to indicate the Watchdog Reset. Refer to **Section 28.4 "Watchdog Timer (WDT)**" for more information on Watchdog Reset.

6.6 Trap Conflict Reset

If a lower-priority hard trap occurs while a higher-priority trap is being processed, a hard trap conflict Reset occurs. The hard traps include exceptions of priority level 13 through level 15, inclusive. The address error (level 13) and oscillator error (level 14) traps fall into this category.

The Trap Reset Flag (TRAPR) bit in the Reset Control (RCON<15>) register is set to indicate the Trap Conflict Reset. Refer to **Section 7.0 "Interrupt Controller"** for more information on trap conflict Resets.

查询ds HC on figuration 8 Mismaten Reset

To maintain the integrity of the peripheral pin select control registers, they are constantly monitored with shadow registers in hardware. If an unexpected change in any of the registers occur (such as cell disturbances caused by ESD or other external events), a configuration mismatch Reset occurs.

The Configuration Mismatch Flag (CM) bit in the Reset Control (RCON<9>) register is set to indicate the configuration mismatch Reset. Refer to **Section 11.0 "I/O Ports"** for more information on the configuration mismatch Reset.

Note: The configuration mismatch feature and associated reset flag is not available on all devices.

6.8 Illegal Condition Device Reset

An illegal condition device Reset occurs due to the following sources:

- Illegal Opcode Reset
- Uninitialized W Register Reset
- Security Reset

The Illegal Opcode or Uninitialized W Access Reset Flag (IOPUWR) bit in the Reset Control (RCON<14>) register is set to indicate the illegal condition device Reset.

6.8.0.1 ILLEGAL OPCODE RESET

A device Reset is generated if the device attempts to execute an illegal opcode value that is fetched from program memory.

The illegal opcode Reset function can prevent the device from executing program memory sections that are used to store constant data. To take advantage of the illegal opcode Reset, use only the lower 16 bits of

each program memory section to store the data values. The upper 8 bits should be programmed with 3Fh, which is an illegal opcode value.

6.8.0.2 UNINITIALIZED W REGISTER RESET

Any attempts to use the uninitialized W register as an address pointer will Reset the device. The W register array (with the exception of W15) is cleared during all resets and is considered uninitialized until written to.

6.8.0.3 SECURITY RESET

If a Program Flow Change (PFC) or Vector Flow Change (VFC) targets a restricted location in a protected segment (Boot and Secure Segment), that operation will cause a security Reset.

The PFC occurs when the Program Counter is reloaded as a result of a Call, Jump, Computed Jump, Return, Return from Subroutine, or other form of branch instruction.

The VFC occurs when the Program Counter is reloaded with an Interrupt or Trap vector.

Refer to Section 28.8 "Code Protection and CodeGuard Security" for more information on Security Reset.

6.9 Using the RCON Status Bits

The user application can read the Reset Control (RCON) register after any device Reset to determine the cause of the reset.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.

Table 6-3 provides a summary of the reset flag bit operation.

Flag Bit	Set by:	Cleared by:
TRAPR (RCON<15>)	Trap conflict event	POR,BOR
IOPWR (RCON<14>)	Illegal opcode or uninitialized W register access or Security Reset	POR,BOR
CM (RCON<9>)	Configuration Mismatch	POR,BOR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET instruction	POR,BOR
WDTO (RCON<4>)	WDT time-out	PWRSAV instruction, CLRWDT instruction, POR,BOR
SLEEP (RCON<3>)	PWRSAV #SLEEP instruction	POR,BOR
IDLE (RCON<2>)	PWRSAV #IDLE instruction	POR,BOR
BOR (RCON<1>)	POR, BOR	—
POR (RCON<0>)	POR	—

TABLE 6-3: RESET FLAG BIT OPERATION

Note: All Reset flag bits can be set or cleared by user software.

查询70.9PIC3NTERRURT(QONTROLLER

- Note 1: This data sheet summarizes the features dsPIC33FJ32MC302/304, of the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 32. Interrupts (Part III)" (DS70214) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 CPU.

The interrupt controller has the following features:

- Up to eight processor exceptions and software traps
- Eight user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The Interrupt Vector Table (IVT), shown in Figure 7-1, resides in program memory, starting at location 000004h. The IVT contains 126 vectors consisting of eight nonmaskable trap vectors plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with vector 0 takes priority over interrupts at any other vector address.

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices implement up to 53 unique interrupts and five nonmaskable traps. These are summarized in Table 7-1.

7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 device clears its registers in response to a Reset, which forces the PC to zero. The digital signal controller then begins program execution at location 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

查阅课程7613FJ12814的C3使应到C302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/ X04 INTERRUPT VECTOR TABLE

		-	
	Reset – GOTO Instruction	0x000000	
	Reset – GOTO Address	0x000002	
	Reserved	0x000004	
	Oscillator Fail Trap Vector		
	Address Error Trap Vector	_	
	Stack Error Trap Vector	_	
	Math Error Trap Vector	_	
	DMA Error Trap Vector		
	Reserved		
	Reserved		
	Interrupt Vector 0	0x000014	
	Interrupt Vector 1		
	~		
	~		
	~		
	Interrupt Vector 52	0x00007C	Interrupt Vector Table (IVT) ⁽¹⁾
>	Interrupt Vector 53	0x00007E	,
orit	Interrupt Vector 54	0x000080	
Pric	~		
er	~	-	
Drd		0x0000FC	
Decreasing Natural Order Priority	Interrupt Vector 117	0x0000FC	
tura		0x00001L	
Na	Reserved Reserved	0x000100 0x000102	
bu	Reserved	0000102	
asi	Oscillator Fail Trap Vector		
Cre	Address Error Trap Vector		
De	Stack Error Trap Vector	-	
	Math Error Trap Vector	-	
	DMA Error Trap Vector	-	
	Reserved		
	Reserved		
	Interrupt Vector 0	0x000114	
	Interrupt Vector 1		
	~		
	~		
	~		Alternate Interrupt Vector Table (AIVT) ⁽¹⁾
	Interrupt Vector 52	0x00017C	
	Interrupt Vector 53	0x00017E	
	Interrupt Vector 54	0x000180	
	~		
	~		
	~		
	Interrupt Vector 116		
4	Interrupt Vector 117	0x0001FE	
v	Start of Code	0x000200	
Note 1: See	Table 7-1 for the list of impleme	nted interrupt v	ectors.
		-	

查询本BLE33FJ128NTERRUPT商ECTORS

Vector Number	IVT Address	AIVT Address	Interrupt Source
0	0x000004	0x000104	Reserved
1	0x000006	0x000106	Oscillator Failure
2	0x000008	0x000108	Address Error
3	0x00000A	0x00010A	Stack Error
4	0x00000C	0x00010C	Math Error
5	0x00000E	0x00010E	DMA Error
6	0x000010	0x000110	Reserved
7	0x000012	0x000112	Reserved
8	0x000014	0x000114	INT0 – External Interrupt 0
9	0x000016	0x000116	IC1 – Input Compare 1
10	0x000018	0x000118	OC1 – Output Compare 1
11	0x00001A	0x00011A	T1 – Timer1
12	0x00001C	0x00011C	DMA0 – DMA Channel 0
13	0x00001E	0x00011E	IC2 – Input Capture 2
14	0x000020	0x000120	OC2 – Output Compare 2
15	0x000022	0x000122	T2 – Timer2
16	0x000024	0x000124	T3 – Timer3
17	0x000026	0x000126	SPI1E – SPI1 Error
18	0x000028	0x000128	SPI1 – SPI1 Transfer Done
19	0x00002A	0x00012A	U1RX – UART1 Receiver
20	0x00002C	0x00012C	U1TX – UART1 Transmitter
21	0x00002E	0x00012E	ADC1 – ADC 1
22	0x000030	0x000130	DMA1 – DMA Channel 1
23	0x000032	0x000132	Reserved
24	0x000034	0x000134	SI2C1 – I2C1 Slave Events
25	0x000036	0x000136	MI2C1 – I2C1 Master Events
26	0x000038	0x000138	CM – Comparator Interrupt
27	0x00003A	0x00013A	Change Notification Interrupt
28	0x00003C	0x00013C	INT1 – External Interrupt 1
29	0x00003E	0x00013E	Reserved
30	0x000040	0x000140	IC7 – Input Capture 7
31	0x000042	0x000142	IC8 – Input Capture 8
32	0x000044	0x000144	DMA2 – DMA Channel 2
33	0x000046	0x000146	OC3 – Output Compare 3
34	0x000048	0x000148	OC4 – Output Compare 4
35	0x00004A	0x00014A	T4 – Timer4
36	0x00004C	0x00014C	T5 – Timer5
37	0x00004E	0x00014E	INT2 – External Interrupt 2
38	0x000050	0x000150	U2RX – UART2 Receiver
39	0x000052	0x000152	U2TX – UART2 Transmitter
40	0x000054	0x000154	SPI2E – SPI2 Error
41	0x000056	0x000156	SPI2 – SPI2 Transfer Done
42	0x000058	0x000158	C1RX – ECAN1 RX Data Ready
43	0x00005A	0x00015A	C1 – ECAN1 Event
44	0x00005C	0x00015C	DMA3 – DMA Channel 3
45	0x00005E	0x00015E	Reserved
46	0x000060	0x000160	Reserved

© 2009 Microchip Technology Inc.

Vector Number	IVI Addross AIVI Addross Into		Interrupt Source
47	0x000062	0x000162	Reserved
48	0x000064	0x000164	Reserved
49	0x000066	0x000166	Reserved
50	0x000068	0x000168	Reserved
51	0x00006A	0x00016A	Reserved
52	0x00006C	0x00016C	Reserved
53	0x00006E	0x00016E	PMP – Parallel Master Port
54	0x000070	0x000170	DMA – DMA Channel 4
55	0x000072	0x000172	Reserved
56	0x000074	0x000174	Reserved
57	0x000076	0x000176	Reserved
58	0x000078	0x000178	Reserved
59	0x00007A	0x00017A	Reserved
60	0x00007C	0x00017C	Reserved
61	0x00007E	0x00017E	Reserved
62	0x000080	0x000180	Reserved
63	0x000082	0x000182	Reserved
64	0x000084	0x000184	Reserved
65	0x000086	0x000186	PWM1 – PWM1 Period Match
66	0x000088	0x000188	QEI1 – Position Counter Compare
67	0x00008A	0x00018A	Reserved
68	0x00008C	0x00018C	Reserved
69	0x00008E	0x00018E	DMA5 – DMA Channel 5
70	0x000090	0x000190	RTCC – Real Time Clock
71	0x000092	0x000192	FLTA1 – PWM1 Fault A
72	0x000094	0x000194	Reserved
73	0x000096	0x000196	U1E – UART1 Error
74	0x000098	0x000198	U2E – UART2 Error
75	0x00009A	0x00019A	CRC – CRC Generator Interrupt
76	0x00009C	0x00019C	DMA6 – DMA Channel 6
77	0x00009E	0x00019E	DMA7 – DMA Channel 7
78	0x0000A0	0x0001A0	C1TX – ECAN1 TX Data Request
79	0x0000A2	0x0001A2	Reserved
80	0x0000A4	0x0001A4	Reserved
81	0x0000A6	0x0001A6	PWM2 – PWM2 Period Match
82	0x0000A8	0x0001A8	FLTA2 – PWM2 Fault A
83	0x0000AA	0x0001AA	QEI2 – Position Counter Compare
84	0x0000AC	0x0001AC	Reserved
85	0x0000AE	0x0001AE	Reserved
86	0x0000B0	0x0001B0	DAC1R – DAC1 Right Data Request
87	0x0000B2	0x0001B2	DAC1L – DAC1 Left Data Request
88-126	0x0000B4-0x0000FE	0x0001B4-0x0001FE	Reserved

TABLE FIC33F INTERROLD AVECTORS (CONTINUED)

查询**7**d3PIC30terrupt(Control and Status Registers

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices implement a total of 30 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFSx
- IECx
- IPCx
- INTTREG

7.3.1 INTCON1 AND INTCON2

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table (AIVT).

7.3.2 IFSx

The IFS registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal and is cleared via software.

7.3.3 IECx

The IEC registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

7.3.4 IPCx

The IPC registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

7.3.5 INTTREG

The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into vector number (VECNUM<6:0>) and Interrupt level (ILR<3:0>) bit fields in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having vector number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0>, and the INT0IP bits in the first position of IPC0 (IPC0<2:0>).

7.3.6 STATUS/CONTROL REGISTERS

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality.

- The CPU STATUS register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU interrupt priority level. The user software can change the current CPU priority level by writing to the IPL bits.
- The CORCON register contains the IPL3 bit which, together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-1 through Register 7-32 in the following pages.

	-						
R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0
OA	OB	SA	SB	OAB	SAB	DA	DC
bit 15				· ·			bit
R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 ⁽²⁾	IPL1 ⁽²⁾	IPL0 ⁽²⁾	RA	N	OV	Z	С
bit 7	•	· ·		· · ·			bit
Legend:							
C = Clear only	bit	R = Readable	bit	U = Unimpler	mented bit, read	l as '0'	
S = Set only bi	t	W = Writable bit		-n = Value at	POR		
'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		

TER 321: J128 R 80 P H STATUS REGISTER (1)

bit 7-5	IPL<2:0>: CPU Interrupt
---------	-------------------------

111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled

Priority Level Status bits⁽²⁾

- 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13)
- 101 = CPU interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12)
- 011 = CPU Interrupt Priority Level is 3 (11)
- 010 = CPU Interrupt Priority Level is 2 (10)
- 001 = CPU Interrupt Priority Level is 1 (9)
- 000 = CPU Interrupt Priority Level is 0 (8)

Note 1: For complete register details, see Register 3-1: "SR: CPU STATUS Register".

- 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
- 3: The IPL<2:0> Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0
_	—	—	US	EDT		DL<2:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	PSV	RND	IF

REGISTER 7-2: CORCON: CORE CONTROL REGISTER⁽¹⁾

bit 7						bit 0
Legend:	C = Clear only	/ bit				
R = Readable bit	W = Writable I	oit	-n = Value at	POR	'1' = Bit is set	

U = Unimplemented bit, read as '0'

bit 3 IPL3: CPU Interrupt Priority Level Status bit 3	3 (2)
---	--------------

1 = CPU interrupt priority level is greater than 7

'x = Bit is unknown

0 = CPU interrupt priority level is 7 or less

Note 1: For complete register details, see Register 3-2: "CORCON: CORE Control Register".

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

0' = Bit is cleared

查询REGISTER 7138MC8N4C50N商INTERRUPT CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	0-0
bit 7	DIVUERK	DIVIACERR		ADDRERK	SINERK	USCFAIL	bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	ented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkr	nown
bit 15	NSTDIS: Inte	errupt Nesting D)isable bit				
		nesting is disat					
		nesting is enab					
bit 14	OVAERR: Ac	cumulator A O	verflow Trap F	lag bit			
	•	caused by ove					
	-	not caused by					
bit 13		ccumulator B O	•	•			
		caused by ove not caused by					
bit 12	•	•		Overflow Trap F	an hit		
				flow of Accumul			
				overflow of Accu			
bit 11	COVBERR: A	Accumulator B	Catastrophic C	Overflow Trap F	lag bit		
	•	•	•	flow of Accumu			
L:1 4 0	-	-	-	overflow of Accu	imulator B		
bit 10		umulator A Ove	•	adie dit			
	0 = Trap disa	rflow of Accumu bled					
bit 9	-	umulator B Ove	erflow Trap En	able bit			
		flow of Accum	-				
	0 = Trap disa	bled					
bit 8		astrophic Overf					
			erflow of Accur	mulator A or B e	enabled		
L:1 7	0 = Trap disa			- h:t			
bit 7		Shift Accumula		lid accumulator	obift		
				invalid accumul			
bit 6	DIV0ERR: Ar	rithmetic Error 8	Status bit				
		or trap was caus or trap was not	•	•			
bit 5		DMA Controller	-	-			
		troller error trap					
		troller error trap		rred			
bit 4		Arithmetic Error					
		or trap has occu or trap has not o					

bit 3	ADDRERR: Address Error Trap Status bit 1 = Address error trap has occurred 0 = Address error trap has not occurred
bit 2	STKERR: Stack Error Trap Status bit
	 Stack error trap has occurred
	0 = Stack error trap has not occurred
bit 1	OSCFAIL: Oscillator Failure Trap Status bit
	1 = Oscillator failure trap has occurred0 = Oscillator failure trap has not occurred
bit 0	Unimplemented: Read as '0'

R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
ALTIVT	DISI	_	_	_	—	_	_
bit 15	•						bit
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	—	_	—	_	INT2EP	INT1EP	INT0EP
bit 7							bit
Legend:							
R = Readable		W = Writable		•	mented bit, read		
n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 15		bla Altaracta In	torrupt Vooto	Tabla bit			
		ible Alternate In mate vector tab	•				
		idard (default) v					
bit 14		nstruction Statu					
	1 = DISI ins	truction is activ	e				
	0 = DISI ins	struction is not a	ctive				
bit 13-3	Unimpleme	nted: Read as '	0'				
bit 2	INT2EP: Ext	ernal Interrupt 2	2 Edge Detect	Polarity Select	t bit		
	1 = Interrupt	on negative ed	ge				
	0 = Interrupt	on positive edg	e				
	INT1EP: Ext	ernal Interrupt 1	Edge Detect	Polarity Select	t bit		
bit 1							
DIE I		on negative ed	•	,,			

查询REGISTER 7148MC8N+存ON 25INTERRUPT CONTROL REGISTER 2

bit 0 INT0EP: External Interrupt 0 Edge Detect Polarity Select bit

1 = Interrupt on negative edge0 = Interrupt on positive edge

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INTOIF
pit 7				I I			bit
_egend:							
R = Readable b	oit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value at P	OR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	Unimplemen	nted: Read as	0'				
bit 14	DMA1IF: DM	IA Channel 1 E	ata Transfer C	omplete Interr	upt Flag Statu	s bit	
		request has or request has no					
bit 13	AD1IF: ADC	1 Conversion (Complete Interr	upt Flag Status	s bit		
		request has oc					
	-	request has no		0			
bit 12		RT1 Transmitte		Status bit			
		request has or request has no					
bit 11	•	RT1 Receiver I		tatus bit			
	1 = Interrupt	request has or request has no	curred				
bit 10	•	1 Event Interrup		vit			
		request has or request has no					
bit 9	-	l1 Error Interru		bit			
	1 = Interrupt	request has or request has no	curred				
bit 8	•	Interrupt Flag					
	1 = Interrupt	request has oc	curred				
	•	request has no					
bit 7		2 Interrupt Flag					
	•	request has or request has no					
	o interrupt	request has he					
bit 6	OC2IF: Outp	out Compare Cl		upt Flag Status	bit		
bit 6	1 = Interrupt	out Compare Cl request has oc	nannel 2 Interru curred	upt Flag Status	bit		
	1 = Interrupt 0 = Interrupt	request has or request has no	nannel 2 Interru curred t occurred		bit		
	1 = Interrupt 0 = Interrupt IC2IF: Input	request has oc request has no Capture Chanr	nannel 2 Interru curred ot occurred nel 2 Interrupt F		bit		
	1 = Interrupt 0 = Interrupt IC2IF: Input 1 = Interrupt	request has or request has no Capture Chanr request has or	nannel 2 Interru courred ot occurred nel 2 Interrupt F courred		bit		
bit 6 bit 5 bit 4	 1 = Interrupt 0 = Interrupt IC2IF: Input 1 = Interrupt 0 = Interrupt 	request has or request has no Capture Chanr request has or request has no	nannel 2 Interru courred ot occurred nel 2 Interrupt F courred ot occurred	lag Status bit		s bit	
bit 5	1 = Interrupt 0 = Interrupt IC2IF: Input 1 = Interrupt 0 = Interrupt DMA0IF: DM	request has or request has no Capture Chanr request has or	nannel 2 Interru ccurred of occurred nel 2 Interrupt F ccurred of occurred Data Transfer C	lag Status bit		s bit	
bit 5	1 = Interrupt 0 = Interrupt IC2IF: Input 1 = Interrupt 0 = Interrupt DMA0IF: DM 1 = Interrupt	request has or request has no Capture Chanr request has or request has no IA Channel 0 E	nannel 2 Interru courred at occurred ael 2 Interrupt F courred at occurred Data Transfer C courred	lag Status bit		s bit	
bit 5	1 = Interrupt 0 = Interrupt IC2IF: Input 1 = Interrupt 0 = Interrupt DMA0IF: DM 1 = Interrupt 0 = Interrupt	request has or request has no Capture Chanr request has or request has no IA Channel 0 E request has or	nannel 2 Interru courred to occurred tel 2 Interrupt F courred to occurred Data Transfer C courred to occurred	lag Status bit		s bit	

查记的程序325.J128HS89的某些原则PT FLAG STATUS REGISTER 0

查询REGISTER 7158MC855401 拉语RRUPT FLAG STATUS REGISTER 0 (CONTINUED)

bit 2	OC1IF: Output Compare Channel 1 Interrupt Flag Status bit
	1 = Interrupt request has occurred0 = Interrupt request has not occurred
bit 1	IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 0	INT0IF: External Interrupt 0 Flag Status bit
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred

/-0 R/W-0	R/W-0								
IF OC3IF	DMA2IF								
	bit								
/-0 R/W-0	R/W-0								
IF MI2C1IF	_								
	bit								
it, read as '0'									
x = Bit is ur	nknown								
 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
T5IF: Timer5 Interrupt Flag Status bit									
1 = Interrupt request has occurred									
T4IF: Timer4 Interrupt Flag Status bit									
 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
OC4IF: Output Compare Channel 4 Interrupt Flag Status bit									
 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
OC3IF: Output Compare Channel 3 Interrupt Flag Status bit 1 = Interrupt request has occurred									
0 = Interrupt request has not occurred									
Status bit									
 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
IC8IF: Input Capture Channel 8 Interrupt Flag Status bit									
 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
IC7IF: Input Capture Channel 7 Interrupt Flag Status bit									
 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									

查查GISTER 326.1128世S89的某些民产UPT FLAG STATUS REGISTER 1

查询来导致来了脸的的影响。 查询来导致来了脸。

bit 2	CMIF: Comparator Interrupt Flag Status bit
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 1	MI2C1IF: I2C1 Master Events Interrupt Flag Status bit
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 0	SI2C1IF: I2C1 Slave Events Interrupt Flag Status bit
	1 = Interrupt request has occurred0 = Interrupt request has not occurred

U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0					
_	DMA4IF PMPIF — — —					_	_					
bit 15	·						bit 8					
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
—	—	—	DMA3IF	C1IF ⁽¹⁾	C1RXIF ⁽¹⁾	SPI2IF	SPI2EIF					
bit 7							bit					
Legend:												
R = Readat	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'						
-n = Value a	at POR	'1' = Bit is set	:	'0' = Bit is cle	ared	x = Bit is unkr	nown					
bit 15	Unimplemen	ted: Read as '	0'									
bit 14	DMA4IF: DM	A Channel 4 D	ata Transfer C	omplete Interr	upt Flag Status b	oit						
		= Interrupt request has occurred										
	•	equest has no										
bit 13	PMPIF: Parallel Master Port Interrupt Flag Status bit											
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 											
bit 12-5												
bit 4	Unimplemented: Read as '0'											
DIL 4	DMA3IF: DMA Channel 3 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred											
		equest has no										
bit 3	C1IF: ECAN1 Event Interrupt Flag Status bit ⁽¹⁾											
		1 = Interrupt request has occurred										
	0 = Interrupt r	equest has no	t occurred									
bit 2	2 C1RXIF: ECAN1 Receive Data Ready Interrupt Flag Status bit ⁽¹⁾											
	1 = Interrupt request has occurred											
	∩ = Interrunt r	equest has no	t occurred									
	•	•		SPI2IF: SPI2 Event Interrupt Flag Status bit								
bit 1	SPI2IF: SPI2			it								
bit 1	SPI2IF: SPI2 1 = Interrupt r	equest has oc	curred	it								
	SPI2IF: SPI2 1 = Interrupt r 0 = Interrupt r	equest has oc equest has no	curred t occurred									
bit 1 bit 0	SPI2IF: SPI2 1 = Interrupt r 0 = Interrupt r SPI2EIF: SPI	equest has oc equest has no	curred t occurred pt Flag Status I									

查诺尔尼尔·J128#S29的某些家庭PT FLAG STATUS REGISTER 2

Note 1: Interrupts disabled on devices without ECAN[™] modules.

R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0		
FLTA1IF	RTCIF	DMA5IF	_		QEI1IF	PWM1IF	_		
bit 15							bit		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—	_	—		—	—		
bit 7							bit		
Legend:	. 1.11		••						
R = Readabl		W = Writable b			,				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own		
bit 14	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred RTCIF: Real-Time Clock and Calendar Interrupt Flag Status bit 								
hit 14	 Interrupt request has not occurred 								
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 								
		IA Channel 5 Da		Complete Interr	upt Flag Status	s bit			
		request has occi request has not							
bit 12-11	Unimplemer	nted: Read as '0	,						
bit 10	QEI1IF: QEI	QEI1IF: QEI1 Event Interrupt Flag Status bit							
	• • •		urrod						
		request has occo request has not							
bit 9	0 = Interrupt		occurred	us bit					

查询REGISTER 7488MC895狭 应商RUPT FLAG STATUS REGISTER 3

Unimplemented: Read as '0'

bit 8-0

R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0		
DAC1LIF ⁽²⁾	DAC1RIF ⁽²⁾	_	_	QEI2IF	FLTA2IF	PWM2IF	—		
bit 15							bit		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0		
_	C1TXIF ⁽¹⁾	DMA7IF	DMA6IF	CRCIF	U2EIF	U1EIF	_		
bit 7							bit		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'			
-n = Value at F	POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkno	own		
bit 15	DAC1LIF: DA	C Left Chann	el Interrupt Fla	ig Status bit ⁽²⁾					
	1 = Interrupt r 0 = Interrupt r								
bit 14	DAC1RIF: DA	C Right Char	nnel Interrupt F	lag Status bit ⁽²	2)				
	1 = Interrupt r 0 = Interrupt r	equest has or	curred	-					
bit 13-12	Unimplement	ted: Read as	ʻ0 '						
bit 11	QEI2IF: QEI2	Event Interru	pt Flag Status	bit					
	1 = Interrupt r 0 = Interrupt r								
bit 10	FLTA2IF: PWM2 Fault A Interrupt Flag Status bit								
	1 = Interrupt r 0 = Interrupt r	•							
bit 9	PWM2IF: PW	M2 Error Inter	rrupt Enable bi	t					
	1 = Interrupt r 0 = Interrupt r								
bit 8-7	Unimplement	ted: Read as	ʻ0'						
bit 6	C1TXIF: ECAN1 Transmit Data Request Interrupt Flag Status bit ⁽¹⁾								
	1 = Interrupt r	•							
bit 5	0 = Interrupt r	-		`omplete Interr	rupt Flag Status	hit			
DIL J	1 = Interrupt r				lupt I lay Status	bit			
	0 = Interrupt r	•							
bit 4	DMA6IF: DMA	A Channel 6 E	Data Transfer (Complete Interr	rupt Flag Status	bit			
	1 = Interrupt r 0 = Interrupt r								
bit 3		-	errupt Flag Sta	utus bit					
	1 = Interrupt r	equest has or	curred						
h# 0	0 = Interrupt r	-		hit					
bit 2			upt Flag Status	DIL					
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 								
bit 1	U1EIF: UART	1 Error Interru	upt Flag Status	bit					
	1 = Interrupt r 0 = Interrupt r								
bit 0	Unimplement	ted: Read as	ʻ0'						
Note 1: Int	terrupts disabled	d on devices v	vithout ECAN ¹	[™] modules.					
	-								

查爸哈FER339:J128₩S49的莱菇度DPT FLAG STATUS REGISTER 4

2: Interrupts disabled on devices without DAC modules.

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE			
bit 15							b			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INTOIE			
bit 7							b			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15	Unimplemer	ted: Read as '	0'							
bit 14				Complete Interr	upt Enable bit					
		request enable								
L:1 1 0	•	request not ena		www.t.Tashla.hit						
bit 13		request enable		rrupt Enable bit						
		request enable								
bit 12	•	•		able bit						
		U1TXIE: UART1 Transmitter Interrupt Enable bit 1 = Interrupt request enabled								
	0 = Interrupt	request not ena	abled							
bit 11	U1RXIE: UART1 Receiver Interrupt Enable bit									
		request enable request not ena								
bit 10	-	Event Interrup								
		request enable								
		request not ena								
bit 9	SPI1EIE: SP	11 Error Interru	pt Enable bit							
		1 = Interrupt request enabled								
	-	request not ena								
bit 8	T3IE: Timer3 Interrupt Enable bit									
	 Interrupt request enabled Interrupt request not enabled 									
bit 7	•	Interrupt Enab								
	1 = Interrupt request enabled									
	0 = Interrupt	request not ena	abled							
bit 6	OC2IE: Output Compare Channel 2 Interrupt Enable bit									
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 									
L:1 F		-		Enchle hit						
bit 5	-	IC2IE: Input Capture Channel 2 Interrupt Enable bit								
		 I = Interrupt request enabled Interrupt request not enabled 								
	-	-		Complete Interr	upt Enable bit					
bit 4										
bit 4		request enable								
bit 4	0 = Interrupt	request enable request not ena	abled							
bit 4 bit 3	0 = InterruptT1IE: Timer1	request enable	abled le bit							

查

BEGISTER 3310:128EC00 INTERBUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

bit 2	OC1IE: Output Compare Channel 1 Interrupt Enable bit
	1 = Interrupt request enabled0 = Interrupt request not enabled
bit 1	IC1IE: Input Capture Channel 1 Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 0	INTOIE: External Interrupt 0 Flag Status bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE				
bit 15							bit				
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
IC8IE	IC7IE	_	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE				
bit 7							bit				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'					
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown				
bit 15	U2TXIE: UA	RT2 Transmitter	Interrupt Ena	able bit							
	1 = Interrupt	t request enable	b								
	0 = Interrupt	t request not ena	bled								
bit 14		ART2 Receiver Ir		le bit							
		t request enable									
L:1 40	•	t request not ena									
bit 13		ernal Interrupt 2									
		t request enable t request not ena									
bit 12	•	5 Interrupt Enabl									
		t request enable									
		t request not ena									
bit 11	T4IE: Timer4	4 Interrupt Enabl	e bit								
		t request enable									
	•	t request not ena									
bit 10	•	OC4IE: Output Compare Channel 4 Interrupt Enable bit									
		t request enable									
bit 9	•	t request not ena		unt Enchla hit							
มแฮ	•	put Compare Ch t request enable		upt ⊏nable blt							
		t request not ena									
bit 8	•	MA Channel 2 D		Complete Interr	upt Enable bit						
		request enable									
	0 = Interrupt	t request not ena	bled								
bit 7	IC8IE: Input Capture Channel 8 Interrupt Enable bit										
		request enable									
L # 0		t request not ena		En abla 51							
bit 6	-	Capture Channe	-	Enable bit							
		t request enable t request not ena									
bit 5	-	nted: Read as '									
bit 4	-	ernal Interrupt 1									
		-									
		t request enable	J								
		t request enable t request not ena									
bit 3	0 = Interrupt	•	bled	Enable bit							
bit 3	 0 = Interrupt CNIE: Input 1 = Interrupt 	t request not ena	bled tion Interrupt d	Enable bit							

TREATER TARMONAL THE RELIEF ENABLE CONTROL REGISTER 1 查

BEGISTER 3311:128EC30 NEERBUPT ENABLE CONTROL REGISTER 1 (CONTINUED)

bit 2	CMIE: Comparator Interrupt Enable bit
	1 = Interrupt request enabled0 = Interrupt request not enabled
bit 1	MI2C1IE: I2C1 Master Events Interrupt Enable bit
	1 = Interrupt request enabled0 = Interrupt request not enabled
bit 0	SI2C1IE: I2C1 Slave Events Interrupt Enable bit
	1 = Interrupt request enabled0 = Interrupt request not enabled

查询REGISTER 71-22MC8自C供应度RRUPT ENABLE CONTROL REGISTER 2	

U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
0-0		PMPIE	0-0	0-0	0-0	0-0	0-0
	DMA4IE	PIMPIE			_		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	_	DMA3IE	C1IE ⁽¹⁾	C1RXIE ⁽¹⁾	SPI2IE	SPI2EIE
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'	
-n = Value a	= Value at POR '1' = Bit is set			'0' = Bit is cle	eared	x = Bit is unki	nown
bit 15	Unimplemen	ted: Read as '	0'				
bit 14	DMA4IE: DM	A Channel 4 D	ata Transfer C	Complete Inter	rupt Enable bit		
		request enable					
		request not ena					
bit 13		llel Master Port	-	ble bit			
		request enable request not ena					
bit 12-5	Unimplemen	ted: Read as '	0'				
bit 4	DMA3IE: DM	A Channel 3 D	ata Transfer C	Complete Inter	rupt Enable bit		
		request enable					
	•	request has en					
bit 3		1 Event Interrup)			
		request enable					
h # 0	•	request not ena			ь:#(1)		
bit 2		AN1 Receive D request enable	-	errupt Enable			
		request enable					
bit 1	•	Event Interrup					
		request enable					
	0 = Interrupt r	request not ena	abled				
bit 0	SPI2EIE: SPI	2 Error Interrup	ot Enable bit				
		request enable					
	0 = Interrupt r	request not ena	bled				

Note 1: Interrupts are disabled on devices without ECAN[™] modules.

© 2009 Microchip Technology Inc.

<u>regisi era</u>	013:1208039	INTERRUPT	ENABLE C	ONTROL RE	GISTER 3		
R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0
FLTA1IE	RTCIE	DMA5IE		—	QEI1IE	PWM1IE	_
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_		_
bit 7							bit 0
Legend:							
	R = Readable bit W = Writable bit				mented bit, read		
-n = Value at	a = Value at POR '1' = Bit is set				ared	x = Bit is unkn	own
bit 14	1 = Interrupt i 0 = Interrupt i RTCIE: Real-	VM1 Fault A Internet of the second se	d ibled d Calendar In		bit		
	•	request enable request not ena					
bit 13	1 = Interrupt i	IA Channel 5 D request enable request not ena	d	Complete Interr	upt Enable bit		
bit 12-11	•	ited: Read as '					
bit 10	1 = Interrupt i	1 Event Interrup request enable request not ena	d				
bit 9	1 = Interrupt i	VM1 Error Intern request enabled request not ena	d	it			

在这的时间和3473.128世纪3914年在南山PT ENABLE CONTROL REGISTER 3

bit 8-0 Unimplemented: Read as '0'

	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0				
DAC1LIE ⁽²⁾	DAC1RIE ⁽²⁾	_	—	QEI2IE	FLTA2IE	PWM2IE	—				
pit 15							bit				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0				
_	C1TXIE ⁽¹⁾	DMA7IE	DMA6IE	CRCIE	U2EIE	U1EIE					
bit 7							bit				
Legend:											
R = Readable b	oit	W = Writable I	oit	U = Unimpler	mented bit, read	d as '0'					
-n = Value at PO	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	wn				
bit 15	DAC1LIE: DA	C Left Channe	I Interrupt En	able bit ⁽²⁾							
	1 = Interrupt re		•								
	0 = Interrupt re	equest not ena	bled								
bit 14	DAC1RIE: DA	-	-	Enable bit ⁽²⁾							
	1 = Interrupt re 0 = Interrupt re	•									
oit 13-12	Unimplement	-									
	-			bit							
	QEI2IE: QEI2 Event Interrupt Flag Status bit 1 = Interrupt request enabled										
	0 = Interrupt re	equest not ena	bled								
it 10	FLTA2IE: PWM2 Fault A Interrupt Enable bit										
	1 = Interrupt re										
	 Interrupt request not enabled PWM2IE: PWM2 Error Interrupt Enable bit 										
	1 = Interrupt re		-								
	0 = Interrupt re										
	Unimplement										
oit 6			-	Interrupt Enable	e bit ⁽¹⁾						
	1 = Interrupt re 0 = Interrupt re										
				Complete Interr	upt Enable bit						
	1 = Interrupt re										
	0 = Interrupt re	•									
oit 4				Complete Interr	upt Enable bit						
	1 = Interrupt re 0 = Interrupt re	•									
bit 3	CRCIE: CRC	-		bit							
	1 = Interrupt re		-	5 M							
	0 = Interrupt re	equest not ena	bled								
bit 2	U2EIE: UART	-									
	1 = Interrupt re 0 = Interrupt re										
	U1EIE: UART	•									
bit 1		-									
bit 1	1 = Interrupt re	equest enabled	1								
bit 1	1 = Interrupt re 0 = Interrupt re										

查询REGISTER 加羅尼組織脑窩RRUPT ENABLE CONTROL REGISTER 4

2: Interrupts are disabled on devices without DAC modules.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
		T1IP<2:0>		_		OC1IP<2:0>					
bit 15				·			bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
		IC1IP<2:0>				INT0IP<2:0>					
bit 7							bit				
Legend:											
R = Readab	le bit	W = Writable I	oit	U = Unimple	mented bit, rea	ad as '0'					
-n = Value a	= Value at POR '1' = Bit is set			'0' = Bit is cle	eared	x = Bit is unkno	own				
bit 15	Unimpleme	nted: Read as 'o)'								
bit 14-12	T1IP<2:0>:	Timer1 Interrupt	Priority bits								
	111 = Interr	upt is priority 7 (ł	nighest priori	ty interrupt)							
	•										
	•										
		upt is priority 1 upt source is disa	abled								
bit 11		nted: Read as 'o									
bit 10-8	OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits										
	111 = Interr	upt is priority 7 (ł	nighest priori	ty interrupt)							
	•										
	•										
	001 = Interr	upt is priority 1									
	000 = Interr	upt source is disa	abled								
bit 7	Unimpleme	nted: Read as 'o)'								
bit 6-4	IC1IP<2:0>:	Input Capture C	hannel 1 Inte	errupt Priority b	oits						
	111 = Interr	upt is priority 7 (h	nighest priori	ty interrupt)							
	•										
	•										
		upt is priority 1 upt source is disa	abled								
bit 3	Unimpleme	nted: Read as 'o)'								
bit 2-0	INT0IP<2:0	>: External Interr	upt 0 Priority	bits							
		upt is priority 7 (ł									
	•										
	•										
	001 = Interr	upt is priority 1									

查诺尔王在3215.128世纪99 14年在京UPT PRIORITY CONTROL REGISTER 0

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
		T2IP<2:0>				OC2IP<2:0>					
bit 15											
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-				
		IC2IP<2:0>				DMA0IP<2:0>					
bit 7											
Legend:											
R = Readable	bit	W = Writable	oit	U = Unimple	mented bit, rea	ad as '0'					
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own				
hit 1E	Unimplana	nted. Dood oo '	,								
bit 15 bit 14-12	-	nted: Read as '									
DIL 14-12	T2IP<2:0>: Timer2 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	•										
	• $0.01 = \text{Interrupt is priority 1}$										
	001 = Interrupt is priority 1 000 = Interrupt source is disabled										
bit 11		nted: Read as 'o									
bit 10-8	OC2IP<2:0>: Output Compare Channel 2 Interrupt Priority bits										
	111 = Interr	upt is priority 7 (I	nighest prior	ity interrupt)							
	•										
	001 = Interrupt is priority 1 000 = Interrupt source is disabled										
bit 7	Unimpleme	nted: Read as 'o)'								
bit 6-4	IC2IP<2:0>:	Input Capture C	hannel 2 Int	errupt Priority b	oits						
	111 = Interr	upt is priority 7 (I	nighest prior	ity interrupt)							
	•										
	•										
		upt is priority 1 upt source is dis	abled								
bit 3	Unimpleme	nted: Read as 'o)'								
bit 2-0	DMA0IP<2:	0>: DMA Channe	el 0 Data Tra	ansfer Complete	e Interrupt Pric	ority bits					
	111 = Interr	upt is priority 7 (I	nighest prior	ity interrupt)							
	•										
	•										
	001 = Interr	upt is priority 1									
		unt course is die									

000 = Interrupt source is disabled

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		U1RXIP<2:0>		_		SPI1IP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	N/ W- I	SPI1EIP<2:0>	N/W-0		N/W-1	T3IP<2:0>	N/W-U
bit 7					1		bit
Legend:							
R = Readab	le bit	W = Writable b	oit	U = Unimple	mented bit, rea	id as '0'	
-n = Value a	= Value at POR '1' = Bit is set			'0' = Bit is cle		x = Bit is unkno	own
bit 15	Unimplem	nented: Read as 'o)'				
bit 14-12	U1RXIP<2	2:0>: UART1 Rece	iver Interrup	t Priority bits			
	111 = Inte	rrupt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
	001 = Inte	rrupt is priority 1					
		rrupt source is disa					
bit 11	-	nented: Read as 'o					
bit 10-8		0>: SPI1 Event Int	•				
	111 = Inte	rrupt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
		rrupt is priority 1					
h:+ 7		rrupt source is disa					
bit 7	-	nented: Read as 'o		· · • • •			
bit 6-4		2:0>: SPI1 Error In rrupt is priority 7 (h		-			
	•		lighest phon	ty interrupt)			
	•						
	• 001 - Into	rrupt is priority 1					
		rrupt is priority 1 rrupt source is disa	abled				
bit 3		nented: Read as 'o					
bit 2-0	-	: Timer3 Interrupt					
		rrupt is priority 7 (h	-	ty interrupt)			
	•			,			
	•						
	• 001 = Inte	rrupt is priority 1					

查记的程序32行128户C29 14年在南JPT PRIORITY CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—	—		—		DMA1IP<2:0>	
bit 15							ł
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		AD1IP<2:0>				U1TXIP<2:0>	
bit 7							ł
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value at POR (1' = Bit is				'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 10-8		nted: Read as ' I>: DMA Chann upt is priority 7 (Interrupt Prio	prity bits	
bit 10-8	111 = Interru • • 001 = Interru	>: DMA Chann	highest priori		e Interrupt Prio	rity bits	
bit 10-8 bit 7	111 = Interru • • • • • • • • • • • • • • • • • •	DMA Chann upt is priority 7 (upt is priority 1	highest priori abled		e Interrupt Prio	ority bits	
	<pre>111 = Interru</pre>	DMA Chann upt is priority 7 (upt is priority 1 upt source is dis	highest priori abled o' sion Comple highest priori	ty interrupt) e Interrupt Prio		ority bits	
bit 7	111 = Interru 001 = Interru 000 = Interru Unimplemen AD1IP<2:0> 111 = Interru 001 = Interru 001 = Interru	 DMA Chann upt is priority 7 (upt is priority 1 upt source is dis nted: Read as ' : ADC1 Conver upt is priority 7 (upt is priority 1 	highest priori abled o' sion Complet highest priori	ty interrupt) e Interrupt Prio		ority bits	

001 = Interrupt is priority 1 000 = Interrupt source is disabled

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		CNIP<2:0>		—		CMIP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		MI2C1IP<2:0>	10110	_		SI2C1IP<2:0>	1011 0
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable b	oit	U = Unimpler	nented bit, re	ad as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own
bit 15	Unimplen	mented: Read as 'c)'				
bit 14-12	CNIP<2:0	>: Change Notifica	tion Interrupt	Priority bits			
	111 = Inte	errupt is priority 7 (h	nighest priorit	ty interrupt)			
	•						
	•						
	001 = Inte	errupt is priority 1					
	000 = Inte	errupt source is disa	abled				
bit 11	Unimplen	mented: Read as 'c)'				
bit 10-8		>: Comparator Inte					
	111 = Inte	errupt is priority 7 (h	nighest priorit	ty interrupt)			
	•						
	•						
		errupt is priority 1					
		errupt source is disa					
bit 7	-	mented: Read as 'o					
bit 6-4		2:0>: I2C1 Master			6		
bit 6-4	111 = Inte	2:0>: I2C1 Master errupt is priority 7 (h)			3		
bit 6-4	111 = Inte • •				3		
bit 6-4	• •	errupt is priority 7 (h			3		
bit 6-4	• • • 001 = Inte	errupt is priority 7 (h errupt is priority 1	nighest priorit		3		
	• • • • • • • • • • • • • • • • • • • •	errupt is priority 7 (h errupt is priority 1 errupt source is disa	nighest priorit abled		3		
bit 3	• • 001 = Inte 000 = Inte Unimplen	errupt is priority 7 (h errupt is priority 1 errupt source is disa nented: Read as 'o	nighest priorit abled ,'	ty interrupt)	3		
bit 6-4 bit 3 bit 2-0	• • • 001 = Inte 000 = Inte Unimplen SI2C1IP<	errupt is priority 7 (h errupt is priority 1 errupt source is disa nented: Read as 'o 2:0>: I2C1 Slave E	abled vents Interru	ty interrupt) pt Priority bits	3		
bit 3	• • • 001 = Inte 000 = Inte Unimplen SI2C1IP<	errupt is priority 7 (h errupt is priority 1 errupt source is disa nented: Read as 'o	abled vents Interru	ty interrupt) pt Priority bits	3		
bit 3	• • • 001 = Inte 000 = Inte Unimplen SI2C1IP<	errupt is priority 7 (h errupt is priority 1 errupt source is disa nented: Read as 'o 2:0>: I2C1 Slave E	abled vents Interru	ty interrupt) pt Priority bits	3		
bit 3	• • • • • • • • • • •	errupt is priority 7 (h errupt is priority 1 errupt source is disa nented: Read as 'o 2:0>: I2C1 Slave E	abled vents Interru	ty interrupt) pt Priority bits	3		

在它的TER 32 1912 20 00 10 FER RUPT PRIORITY CONTROL REGISTER 4

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_		IC8IP<2:0>		—		IC7IP<2:0>						
bit 15	·				•		bit 8					
U-0	U-1	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0					
_	_	—	_	—		INT1IP<2:0>						
bit 7							bit 0					
Legend:												
R = Readable bit		W = Writable bit		U = Unimpler	mented bit, rea	ad as '0'						
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	iown					
L:1 4 F			.,									
bit 15	-	ted: Read as 'o										
oit 14-12		IC8IP<2:0>: Input Capture Channel 8 Interrupt Priority bits										
	111 = Interru	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>										
	•											
	001 = Interru 000 = Interru	pt is priority 1 pt source is disa	abled									
bit 11	Unimplemen	ted: Read as 'd)'									
bit 10-8	IC7IP<2:0>:	Input Capture C	hannel 7 Int	errupt Priority b	its							
	111 = Interru	pt is priority 7 (ł	nighest priori	ty interrupt)								
	•											
	•											
	001 = Interru	pt is priority 1										
		pt source is disa	abled									
bit 7-3		i ted: Read as 'd)'									
	Unimplemen	ted: Read as 'o		bits								
bit 7-3 bit 2-0	Unimplemen INT1IP<2:0>	-	upt 1 Priority									
	Unimplemen INT1IP<2:0>	t ed: Read as 'd External Interr	upt 1 Priority									
	Unimplemen INT1IP<2:0>	t ed: Read as 'd External Interr	upt 1 Priority									
	Unimplemen INT1IP<2:0>	ted: Read as 'd : External Interr pt is priority 7 (h	upt 1 Priority									

Z

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		T4IP<2:0>				OC4IP<2:0>					
bit 15							bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		OC3IP<2:0>	-	_		DMA2IP<2:0>	-				
bit 7							bit				
Legend:											
R = Readable	e bit	W = Writable b	oit	U = Unimplei	mented bit, rea	ad as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own				
bit 15	Unimpleme	ented: Read as 'o)'								
bit 14-12	T4IP<2:0>:	Timer4 Interrupt	Priority bits								
	111 = Interi	rupt is priority 7 (ł	nighest priori	ity interrupt)							
	•										
	•										
	001 = Inter	rupt is priority 1									
		rupt source is disa	abled								
bit 11	Unimpleme	ented: Read as 'o)'								
bit 10-8	OC4IP<2:0>: Output Compare Channel 4 Interrupt Priority bits										
	111 = Interi	rupt is priority 7 (h	nighest priori	ity interrupt)							
	•										
	•										
	001 = Inter	rupt is priority 1									
	000 = Inter	rupt source is disa	abled								
bit 7	Unimpleme	ented: Read as 'o)'								
bit 6-4	OC3IP<2:0	>: Output Compa	re Channel 3	3 Interrupt Prior	ity bits						
		rupt is priority 7 (h		-							
	•										
	•										
	• 001 = Inter	rupt is priority 1									
		rupt source is disa	abled								
bit 3		ented: Read as 'o									
bit 2-0	DMA2IP<2:	:0>: DMA Channe	el 2 Data Tra	unsfer Complete	e Interrupt Prio	ritv bits					
		rupt is priority 7 (h				,					
			- , ,	/							
	•										
	•										
	• • •	rupt is priority 1									

在这的TER 321.128 Con the RELIPT PRIORITY CONTROL REGISTER 6

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_		U2TXIP<2:0>		—		U2RXIP<2:0>				
bit 15				I			bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_		INT2IP<2:0>				T5IP<2:0>				
bit 7							bit			
Legend:										
R = Readable	e bit	W = Writable I	oit	U = Unimpler	mented bit, rea	ad as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	iown			
L:1 4 C		utada Daadaa (. 1							
bit 15	-	ented: Read as '								
bit 14-12		D>: UART2 Trans rupt is priority 7 (It)								
	•		iigiicat priori	ity menuply						
	•									
	•									
		upt is priority 1								
		upt source is dis								
bit 11	Unimplemented: Read as '0'									
bit 10-8	U2RXIP<2:0>: UART2 Receiver Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)									
	111 = Interr	rupt is priority 7 (f	nighest priori	ty interrupt)						
	•									
	•									
		upt is priority 1								
		upt source is dis								
bit 7	Unimpleme	ented: Read as 'o)'							
bit 6-4	INT2IP<2:0	>: External Interr	upt 2 Priority	/ bits						
	111 = Interr	upt is priority 7 (I	nighest priori	ty interrupt)						
	•									
	•									
	001 = Interr	upt is priority 1								
		upt source is disa	abled							
bit 3	Unimpleme	ented: Read as 'o)'							
bit 2-0	T5IP<2:0>:	Timer5 Interrupt	Priority bits							
	111 = Interr	upt is priority 7 (I	nighest priori	ty interrupt)						
				• • •						
	•									
	•									
	• • •	upt is priority 1								

查

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		C1IP<2:0> ⁽¹⁾		—		C1RXIP<2:0> ⁽¹⁾					
bit 15							bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
		SPI2IP<2:0>		—		SPI2EIP<2:0>					
bit 7				·	• 		bit				
Legend:											
R = Readab	le bit	W = Writable b	it	U = Unimple	mented bit, re	ad as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unknow	wn				
bit 15	-	ented: Read as '0		(4)							
bit 14-12		ECAN1 Event Int	•	•							
	111 = Interr	rupt is priority 7 (h	ighest priori	ty interrupt)							
	•										
	•										
		rupt is priority 1 rupt source is disa	bled								
bit 11		ented: Read as '0									
bit 10-8	C1RXIP<2:0>: ECAN1 Receive Data Ready Interrupt Priority bits ⁽¹⁾										
	111 = Interr	rupt is priority 7 (h	ighest priori	ty interrupt)							
	•										
	•										
	001 = Interr	rupt is priority 1									
		rupt source is disa	bled								
bit 7	Unimpleme	ented: Read as '0	,								
bit 6-4	SPI2IP<2:0	>: SPI2 Event Inte	errupt Priorit	y bits							
	111 = Interr	rupt is priority 7 (h	ighest priori	ty interrupt)							
	•										
	•										
		rupt is priority 1 rupt source is disa	hled								
bit 3		ented: Read as '0'									
bit 2-0	-	0>: SPI2 Error Int		tv hits							
511 2 0		rupt is priority 7 (h	-	-							
	•	······································	0	, . ,							
	•										
	• 0.01 - Interr	rupt is priority 1									

在它的TER 323.128 C 89 1 年 C R UPT PRIORITY CONTROL REGISTER 8

Note 1: Interrupts disabled on devices without ECAN[™] modules.

查询REGISTER J124MC806 供加舊RRUPT PRIORITY CONTROL REGISTER 9

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—	—	_	—	l	DMA3IP<2:0>	
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown

bit 15-3 Unimplemented: Read as '0'

bit 2-0 DMA3IP<2:0>: DMA Channel 3 Data Transfer Complete Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

•

.

001 = Interrupt is priority 1

000 = Interrupt source is disabled

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0		
_	_	_	—	—	DMA4IP<2:0>				
bit 15							bit 8		
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
_		PMPIP<2:0>		—	_	—	_		
bit 7							bit (
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkr	nown		
	111 = Intern • • • • • •	0>: DMA Channel upt is priority 7 (I upt is priority 1 upt source is dis	nighest prior	•		,			
bit 7	Unimpleme	nted: Read as 'o)'						
bit 6-4	111 = Intern • • • • • •	Parallel Maste upt is priority 7 (I upt is priority 1 upt source is dis	nighest prior						
			abicu						

bit 3-0 Unimplemented: Read as '0'

Register	71-26MC8P€(‡		PRIORITY	CONTROL F	REGISTER 14	L .	
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_			_			QEI1IP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—		PWM1IP<2:0>	—	—	_		
bit 7							bit
Legend:							
R = Readabl	e bit	W = Writable I	oit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15-11 bit 10-8	QEI1IP<2:0 111 = Interr	ented: Read as 'o >: QEI1 Interrupt upt is priority 7 (I upt is priority 1 upt source is disa	: Priority bits nighest priori abled	ty interrupt)			
bit 7	Unimpleme	ented: Read as 'o)'				
bit 6-4		: 0>: PWM1 Interi upt is priority 7 (I					
		upt is priority 1	a b la d				

2

000 = Interrupt source is disabled

Unimplemented: Read as '0'

bit 3-0

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
		FLTA1IP<2:0>		_		RTCIP<2:0>				
bit 15				·			bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
		DMA5IP<2:0>				_				
bit 7							bit			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own			
bit 15	-	ented: Read as '								
bit 14-12		:0>: PWM Fault	-	-						
	111 = Interr	upt is priority 7 (I	highest priori	ty interrupt)						
	•									
	•									
		upt is priority 1								
	000 = Interr	upt source is dis	abled							
bit 11	Unimpleme	ented: Read as 'o	כ'							
bit 10-8	RTCIP<2:0>: Real-Time Clock and Calendar Interrupt Flag Status bits									
	111 = Interr	upt is priority 7 (I	highest priori	ty interrupt)						
	•									
	•									
	• 001 - Interr	upt is priority 1								
		upt source is dis	abled							
bit 7		ented: Read as '								
bit 6-4	•	0>: DMA Channe		nefor Complete	Intorrunt Prior	tity bite				
DIL 0-4		upt is priority 7 (I			intenupt Fho	ity Dits				
	•		nighest phon	ty interrupt)						
	•									
	•									
		upt is priority 1								
	000 = Interr	upt is priority 1 upt source is dis ented: Read as '(

赤液体型632FJ128W6904供症素いた PPIC ____

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		CRCIP<2:0>				U2EIP<2:0>	
oit 15	•						bit
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
		U1EIP<2:0>			_	_	
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
oit 15	Unimpleme	nted: Read as 'o)'				
oit 14-12	CRCIP<2:0>	-: CRC Generate	or Error Inter	rupt Flag Priorit	y bits		
	111 = Interr	upt is priority 7 (I	nighest priori	ty interrupt)			
	•						
	•						
		upt is priority 1					
L:1 4 4		upt source is dis					
bit 11	-	nted: Read as '		10 b.10			
bit 10-8		 UART2 Error In upt is priority 7 (I) 		•			
		upt is priority 7 (i	lighest phon	ty interrupt)			
	•						
	•						
	•						
		upt is priority 1	ablad				
oit 7	000 = Interr	upt source is dis					
	000 = Intern Unimpleme	upt source is dis nted: Read as 'o)'	ity hito			
	000 = Interro Unimpleme U1EIP<2:0>	upt source is dis nted: Read as 'o : UART1 Error I)' nterrupt Prior	•			
	000 = Interro Unimpleme U1EIP<2:0>	upt source is dis nted: Read as 'o)' nterrupt Prior	•			
bit 7 bit 6-4	000 = Interro Unimpleme U1EIP<2:0>	upt source is dis nted: Read as 'o : UART1 Error I)' nterrupt Prior	•			
	000 = Intern Unimpleme U1EIP<2:0> 111 = Intern • •	upt source is dis nted: Read as 'o : UART1 Error In upt is priority 7 (I)' nterrupt Prior	•			
	000 = Intern Unimpleme U1EIP<2:0> 111 = Intern • • • 001 = Intern	upt source is dis nted: Read as 'o : UART1 Error I	^{)'} nterrupt Prior nighest priori	•			

查询REGISTER 7-28MC8PC He M TERRUPT PRIORITY CONTROL REGISTER 16

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0				
—	_	_		_	(C1TXIP<2:0> ⁽¹⁾					
bit 15							bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		DMA7IP<2:0>		_		DMA6IP<2:0>					
bit 7							bit				
Legend:											
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	iown				
bit 15-11	-	nted: Read as '									
oit 10-8				quest Interrupt	Priority bits ⁽¹⁾						
	111 = Interru	pt is priority 7 (highest priori	ty interrupt)							
	•										
	•										
		ipt is priority 1 ipt source is dis	abled								
bit 7		nted: Read as '									
bit 6-4	DMA7IP<2:0>: DMA Channel 7 Data Transfer Complete Interrupt Priority bits										
		pt is priority 7 (-	•	,					
	•										
	•										
	001 = Interru	pt is priority 1									
		ipt source is dis	abled								
	Unimplemented: Read as '0'										
bit 3	Unimplemer	DMA6IP<2:0>: DMA Channel 6 Data Transfer Complete Interrupt Priority bits									
	-		el 6 Data Tra	nsfer Complete	Interrupt Priori	ty bits					
	DMA6IP<2:0				Interrupt Priori	ty bits					
	DMA6IP<2:0	>: DMA Chanr			Interrupt Priori	ty bits					
	DMA6IP<2:0	>: DMA Chanr			Interrupt Priori	ty bits					
bit 3 bit 2-0	DMA6IP<2:0 111 = Interru •	>: DMA Chanr			Interrupt Priori	ty bits					

Note 1: Interrupts are disabled on devices without ECAN[™] modules.

	R/W-1	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0			
_		QEI2IP<2:0>		_		FLTA2IP<2:0>				
bit 15							bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
_		PWM2IP<2:0>		<u> </u>	—					
bit 7							bit			
Legend:										
R = Readab	le bit	W = Writable t	bit	U = Unimpler	mented bit, rea	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own			
bit 15	Unimpleme	ented: Read as 'c	,							
	-									
bit 14-12		>: QEI2 Interrupt		• · · · · • • • • • • • • • • • • • • •						
	111 = Interr	rupt is priority 7 (h	lignest priori	ty interrupt)						
	•									
	•	•								
		rupt is priority 1 rupt source is disa	abled							
bit 11		ented: Read as 'o								
bit 10-8	FLTA2IP<2:0>: PWM2 Fault A Interrupt Priority bits									
		rupt is priority 7 (h	•	•						
	•		0 1	, ,						
	•									
	•									
		rupt is priority 1								
	000 - Intorr		blod							
hit 7		rupt source is disa								
	Unimpleme	upt source is disa ented: Read as 'o	3	•						
bit 7 bit 6-4	Unimpleme PWM2IP<2	rupt source is disa ented: Read as 'o :0>: PWM2 Interr	, upt Priority t							
	Unimpleme PWM2IP<2	upt source is disa ented: Read as 'o	, upt Priority t							
bit 7 bit 6-4	Unimpleme PWM2IP<2	rupt source is disa ented: Read as 'o :0>: PWM2 Interr	, upt Priority t							
	Unimpleme PWM2IP<2	rupt source is disa ented: Read as 'o :0>: PWM2 Interr	, upt Priority t							
	Unimpleme PWM2IP<2 111 = Interr • • • • 001 = Interr	rupt source is disa ented: Read as 'o :0>: PWM2 Interr	, upt Priority t ighest priori							

查

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0				
_		DAC1LIP<2:0> ^{(*}	1)		DAC1RIP<2:0>(1)						
bit 15							bit 8				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_		_	_	_	_	_	_				
bit 7							bit C				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimpler	emented bit, read as '0'						
-n = Value at POR (1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15	•	ented: Read as '									
bit 14-12		DAC1LIP<2:0>: DAC Left Channel Interrupt Flag Status bit ⁽¹⁾									
	111 = Interr	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>									
	•	•									
	•	•									
		upt is priority 1 upt source is dis	abled								
bit 11	Unimpleme	nted: Read as ')'								
bit 10-8	DAC1RIP<2	2:0>: DAC Right	Channel Inte	rrupt Flag Statu	us bit ⁽¹⁾						
	111 = Interr	upt is priority 7 (nighest priori	ty interrupt)							
	•										
	•										
	•										
	• 001 = Interr	upt is priority 1									

在这的社会多数128世纪994体在来UPT PRIORITY CONTROL REGISTER 19

Note 1: Interrupts are disabled on devices without DAC modules.

Unimplemented: Read as '0'

bit 7-0

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0		
_	—	_	_		ILF	२<3:0>			
bit 15							bit 8		
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
				VECNUM<6:0	>		L:1 (
bit 7							bit (
Legend:									
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 15-12	Unimpleme	ented: Read as 'o)'						
bit 11-8	ILR<3:0>: 1	New CPU Interrup	ot Priority Le	evel bits					
	1111 = CP	U Interrupt Priorit	y Level is 18	5					
	•								
	•								
	0001 = CP	U Interrupt Priorit	v Level is 1						
		U Interrupt Priorit	,						
bit 7	Unimpleme	ented: Read as 'd)'						
bit 6-0	VECNUM<	6:0>: Vector Num	ber of Pend	ling Interrupt bits					
	0111111 =	Interrupt Vector	pending is n	umber 135					
	•								
	•								

查询REGISTER 71-32MC8N+#RECENTERRUPT CONTROL AND STATUS REGISTER

0000001 = Interrupt Vector pending is number 9 0000000 = Interrupt Vector pending is number 8

.

查有dsHinternupt2SetCup Proceetures

7.4.1 INITIALIZATION

To configure an interrupt source at initialization:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level depends on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources can be programmed to the same non-zero value.

Note: At a device Reset, the IPCx registers are initialized such that all user interrupt sources are assigned to priority level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

7.4.2 INTERRUPT SERVICE ROUTINE

The method used to declare an ISR and initialize the IVT with the correct vector address depends on the programming language (C or assembler) and the language development tool suite used to develop the application.

In general, the user application must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the program re-enters the ISR immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

7.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

7.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using this procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the POP instruction can be used to restore the previous SR value.

Note:	Only user interrupts with a priority level of
	7 or lower can be disabled. Trap sources
	(level 8-level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

查询**8.9**PIC**DIREGT(MEMOR**) (DMA)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 38. Direct Memory Access (DMA) (Part III)" (DS70215) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Direct Memory Access (DMA) is a very efficient mechanism of copying data between peripheral SFRs (e.g., UART Receive register, Input Capture 1 buffer), and buffers or variables stored in RAM, with minimal CPU intervention. The DMA controller can automatically copy entire blocks of data without requiring the user software to read or write the peripheral Special Function Registers (SFRs) every time a peripheral interrupt occurs. The DMA controller uses a dedicated bus for data transfers and therefore, does not steal cycles from the code execution flow of the CPU. To exploit the DMA capability, the corresponding user buffers or variables must be located in DMA RAM.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 peripherals that can utilize DMA are listed in Table 8-1.

TABLE 6-1. DIVIA CHANNEL TO FE			
Peripheral to DMA Association	DMAxREQ Register IRQSEL<6:0> Bits	DMAxPAD Register Values to Read From Peripheral	DMAxPAD Register Values to Write to Peripheral
INT0 – External Interrupt 0	0000000	—	—
IC1 – Input Capture 1	0000001	0x0140 (IC1BUF)	—
OC1 – Output Compare 1 Data	0000010	—	0x0182 (OC1R)
OC1 – Output Compare 1 Secondary Data	0000010	—	0x0180 (OC1RS)
IC2 – Input Capture 2	0000101	0x0144 (IC2BUF)	—
OC2 – Output Compare 2 Data	0000110	—	0x0188 (OC2R)
OC2 – Output Compare 2 Secondary Data	0000110	—	0x0186 (OC2RS)
TMR2 – Timer2	0000111	—	—
TMR3 – Timer3	0001000	—	—
SPI1 – Transfer Done	0001010	0x0248 (SPI1BUF)	0x0248 (SPI1BUF)
UART1RX – UART1 Receiver	0001011	0x0226 (U1RXREG)	—
UART1TX – UART1 Transmitter	0001100	—	0x0224 (U1TXREG)
ADC1 – ADC1 convert done	0001101	0x0300 (ADC1BUF0)	—
UART2RX – UART2 Receiver	0011110	0x0236 (U2RXREG)	—
UART2TX – UART2 Transmitter	0011111	—	0x0234 (U2TXREG)
SPI2 – Transfer Done	0100001	0x0268 (SPI2BUF)	0x0268 (SPI2BUF)
ECAN1 – RX Data Ready	0100010	0x0440 (C1RXD)	_
PMP - Master Data Transfer	0101101	0x0608 (PMDIN1)	0x0608 (PMDIN1)
ECAN1 – TX Data Request	1000110	_	0x0442 (C1TXD)
DAC1 - Right Data Output	1001110	—	0x3F6 (DAC1RDAT)
DAC2 - Left Data Output	1001111	—	0x03F8 (DAC1LDAT)

TABLE 8-1: DMA CHANNEL TO PERIPHERAL ASSOCIATIONS

查询例MA(Confronted Bioles的的中国)。 transfer channels.

Each channel has its own set of control and status registers. Each DMA channel can be configured to copy data either from buffers stored in dual port DMA RAM to peripheral SFRs, or from peripheral SFRs to buffers in DMA RAM.

The DMA controller supports the following features:

- Eight DMA channels
- Register Indirect With Post-increment Addressing mode
- Register Indirect Without Post-increment Addressing mode
- Peripheral Indirect Addressing mode (peripheral generates destination address)
- CPU interrupt after half or full block transfer complete

- · Byte or word transfers
- · Fixed priority channel arbitration
- Manual (software) or Automatic (peripheral DMA requests) transfer initiation
- One-Shot or Auto-Repeat block transfer modes
- Ping-Pong mode (automatic switch between two DPSRAM start addresses after each block transfer complete)
- DMA request for each channel can be selected from any supported interrupt source
- · Debug support features

For each DMA channel, a DMA interrupt request is generated when a block transfer is complete. Alternatively, an interrupt can be generated when half of the block has been filled.




FIGURE 8-1: TOP LEVEL SYSTEM ARCHITECTURE USING A DEDICATED TRANSACTION BUS

查询和PIC3DMAC3Registet实应商

Each DMAC Channel x (x = 0, 1, 2, 3, 4, 5, 6 or 7) contains the following registers:

- A 16-bit DMA Channel Control register (DMAxCON)
- A 16-bit DMA Channel IRQ Select register (DMAxREQ)
- A 16-bit DMA RAM Primary Start Address register (DMAxSTA)
- A 16-bit DMA RAM Secondary Start Address register (DMAxSTB)
- A 16-bit DMA Peripheral Address register (DMAxPAD)
- A 10-bit DMA Transfer Count register (DMAxCNT)

An additional pair of status registers, DMACS0 and DMACS1, are common to all DMAC channels. DMACS0 contains the DMA RAM and SFR write collision flags, XWCOLx and PWCOLx, respectively. DMACS1 indicates DMA channel and Ping-Pong mode status.

The DMAxCON, DMAxREQ, DMAxPAD and DMAxCNT are all conventional read/write registers. Reads of DMAxSTA or DMAxSTB reads the contents of the DMA RAM Address register. Writes to DMAxSTA or DMAxSTB write to the registers. This allows the user to determine the DMA buffer pointer value (address) at any time.

The interrupt flags (DMAxIF) are located in an IFSx register in the interrupt controller. The corresponding interrupt enable control bits (DMAxIE) are located in an IECx register in the interrupt controller, and the corresponding interrupt priority control bits (DMAxIP) are located in an IPCx register in the interrupt controller.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
CHEN	SIZE	DIR	HALF	NULLW	_	—	_
bit 15	·		•			•	bit
U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
			E<1:0>			MODE	
bit 7		7	2 1.0				bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit rea	d as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	own
		i Ditio oct					
bit 15	CHEN: Chan	nel Enable bit					
	1 = Channel						
	0 = Channel						
bit 14	SIZE: Data T	ransfer Size bit	t				
	1 = Byte						
	0 = Word						
bit 13		,		ation bus select)			
				to peripheral ad			
L:1 1 0				o DMA RAM ad			
bit 12	•		•	errupt Select bit		an moved	
				upt when half of upt when all of th			
bit 11		Data Peripher					
		•		n to DMA RAM	write (DIR bit i	must also be cle	ar)
	0 = Normal o						- /
bit 10-6	Unimplemer	ted: Read as '	0'				
bit 5-4	AMODE<1:0	>: DMA Chann	el Operating	Mode Select bits	3		
				ct Addressing m	ode)		
		ral Indirect Add	0				
		r Indirect witho r Indirect with F					
bit 3-2		nted: Read as '					
bit 1-0	-			ode Select bits			
				ed (one block tra	nsfer from/to	each DMA RAM	buffer)
		ous, Ping-Pong					
	01 = One-Sh	ot, Ping-Pong	nodes disable	ed			
	00 = Continu						

TER 33 F. J12 8 MARCONZOMA CHANNEL × CONTROL REGISTER

查询dsPIC33FJ128MC804供应商 REGISTER 8-2: DMAXREQ: DMA CHANNEL x IRQ SELECT REGISTER

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
FORCE ⁽¹⁾		—	_	—	_	—	—	
bit 15		·				·	bit	
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	
—				RQSEL6<6:0>	.(2)			
bit 7							bit (
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown		
bit 15	FORCE: For	rce DMA Transfe	er bit ⁽¹⁾					
	1 = Force a single DMA transfer (Manual mode)							
	0 = Automat	ic DMA transfer	initiation by D	MA request				
bit 14-7	Unimplemented: Read as '0'							
bit 6-0	0 IRQSEL<6:0>: DMA Peripheral IRQ Number Select bits ⁽²⁾							
0-0 110								

- **Note 1:** The FORCE bit cannot be cleared by the user. The FORCE bit is cleared by hardware when the forced DMA transfer is complete.
 - 2: Refer to Table 7-1 for a complete listing of IRQ numbers for all interrupt sources.

查询dsPIC33FJ128MC804供应商 REGISTER 8-3: DMAXSTA: DMA CHANNEL x RAM START ADDRESS REGISTER A⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	A<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		oit	U = Unimpler	nented bit, rea	d as '0'		
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown				

bit 15-0 STA<15:0>: Primary DMA RAM Start Address bits (source or destination)

Note 1: A read of this address register returns the current contents of the DMA RAM Address register, not the contents written to STA<15:0>. If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 8-4: DMAxSTB: DMA CHANNEL x RAM START ADDRESS REGISTER B⁽¹⁾

					R/W-0	R/W-0
		STB	<15:8>			
						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		STE	3<7:0>			
						bit 0
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'			
-n = Value at POR (1' = Bit is set			'0' = Bit is clea	ared	x = Bit is unkr	nown
	R/W-0	W = Writable bi	STE W = Writable bit	STB<7:0> W = Writable bit U = Unimplem	STB<7:0> W = Writable bit U = Unimplemented bit, rea	STB<7:0> W = Writable bit U = Unimplemented bit, read as '0'

bit 15-0 STB<15:0>: Secondary DMA RAM Start Address bits (source or destination)

Note 1: A read of this address register returns the current contents of the DMA RAM Address register, not the contents written to STB<15:0>. If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

查询dsPIC33FJ128MC804供应商 REGISTER 8-5: DMAXPAD: DMA CHANNEL x PERIPHERAL ADDRESS REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD	<15:8>			
bit 15							bit 8
r							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAE)<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		oit	U = Unimplen	nented bit, rea	d as '0'		
-n = Value at P	-n = Value at POR '1' = Bit is set			'0' = Bit is clea	ared	x = Bit is unkı	nown

bit 15-0 PAD<15:0>: Peripheral Address Register bits

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 8-6: DMAxCNT: DMA CHANNEL x TRANSFER COUNT REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	_	—	CNT<	9:8> ⁽²⁾
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CNT<	7:0> ⁽²⁾			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9-0 CNT<9:0>: DMA Transfer Count Register bits⁽²⁾

- **Note 1:** If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.
 - **2:** Number of DMA transfers = CNT<9:0> + 1.

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
PWCOL7	PWCOL6	PWCOL5	PWCOL4	PWCOL3	PWCOL2	PWCOL1	PWCOL0
bit 15	1					1	bit 8
D/0 0	D/0.0	D/0.0	D/0.0	D /O 0	D/0.0	D /O 0	D /Q Q
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
XWCOL7	XWCOL6	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1	XWCOL0
bit 7							bit (
Legend:				(C = Clear only	bit	
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at P		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown
bit 15	PWCOL7: Ch	nannel 7 Periph	neral Write Col	llision Flag bit			
		ision detected					
	0 = No write o	collision detect	ed				
bit 14	PWCOL6: Ch	nannel 6 Periph	neral Write Col	llision Flag bit			
		ision detected					
		collision detect					
bit 13		nannel 5 Periph	neral Write Col	llision Flag bit			
		ision detected	ad				
		collision detect		llicico Flor bit			
bit 12		nannel 4 Periph	ieral write Col	hision Flag bit			
		ision detected collision detect	ed				
bit 11		nannel 3 Periph		llision Flag hit			
bit II		ision detected		insion riag bit			
		collision detect	ed				
bit 10	PWCOL2: Ch	nannel 2 Periph	neral Write Col	llision Flag bit			
		ision detected		C C			
	0 = No write o	collision detect	ed				
bit 9	PWCOL1: Ch	nannel 1 Periph	neral Write Col	llision Flag bit			
		ision detected					
	0 = No write o	collision detect	ed				
bit 8	PWCOL0: Ch	nannel 0 Periph	neral Write Col	llision Flag bit			
	1 = Write colli						
		collision detect					
bit 7		nannel 7 DMA	RAM Write Co	Illision Flag bit			
		ision detected collision detect	ed				
bit 6				Illision Elag bit			
		nannel 6 DMA l ision detected	RAM WHILE CO	illsion Flag bit			
		collision detected	ed				
bit 5		nannel 5 DMA		llision Flag bit			
		ision detected		lieiei ieg ai			
		collision detect	ed				
bit 4	XWCOL4: Ch	nannel 4 DMA I	RAM Write Co	llision Flag bit			
	1 = Write colli			· ·			

查诺尼语了是R 337.J12 的MACS 前面 CONTROLLER STATUS REGISTER 0

查询REGISTER 的28MC @MAGSOGDMA CONTROLLER STATUS REGISTER 0 (CONTINUED)

bit 3	XWCOL3: Channel 3 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 2	XWCOL2: Channel 2 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 1	XWCOL1: Channel 1 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 0	XWCOL0: Channel 0 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected

R-0 R	U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1			
R-0 R	_	—	—			LSTC	H<3:0>				
PPST7 PPST6 PPST5 PPST4 PPST3 PPST2 PPST1 PPST0 egend: = Readable bit W = Writable bit U = Unimplemented bit, read as '0' bit it 15-12 Unimplemented: Read as '0' U = Bit is cleared x = Bit is unknown it 15-12 Unimplemented: Read as '0' it is cleared x = Bit is unknown it 11.8 LSTCH-3:0>: Last DMA Channel Active bits 1111 = No DMA transfer has occurred since system Reset 1110-1000 = Reserved 0110 = Last data transfer was by DMA Channel 7 0110 = Last data transfer was by DMA Channel 6 0100 = Last data transfer was by DMA Channel 1 0100 = Last data transfer was by DMA Channel 2 0001 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA	bit 15							bit 8			
PPST7 PPST6 PPST5 PPST4 PPST3 PPST2 PPST1 PPST0 egend: = Readable bit W = Writable bit U = Unimplemented bit, read as '0' bit it 15-12 Unimplemented: Read as '0' U = Bit is cleared x = Bit is unknown it 15-12 Unimplemented: Read as '0' it is cleared x = Bit is unknown it 11.8 LSTCH-3:0>: Last DMA Channel Active bits 1111 = No DMA transfer has occurred since system Reset 1110-1000 = Reserved 0110 = Last data transfer was by DMA Channel 7 0110 = Last data transfer was by DMA Channel 6 0100 = Last data transfer was by DMA Channel 1 0100 = Last data transfer was by DMA Channel 2 0001 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA											
<pre>it 7</pre>											
egend: = Readable bit W = Writable bit U = Unimplemented bit, read as '0' = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown it 15-12 Unimplemented: Read as '0' it 11-8 LSTCH-3:0:: Last DMA Channel Active bits 1111 = No DMA transfer has occurred since system Reset 1110-1000 = Reserved 0111 = Last data transfer was by DMA Channel 6 0101 = Last data transfer was by DMA Channel 6 0101 = Last data transfer was by DMA Channel 6 0101 = Last data transfer was by DMA Channel 7 0110 = Last data transfer was by DMA Channel 6 0101 = Last data transfer was by DMA Channel 7 0110 = Last data transfer was by DMA Channel 1 0010 = Last data transfer was by DMA Channel 3 010 = Last data transfer was by DMA Channel 1 0010 = Last data transfer was by DMA Channel 1 0010 = Last data transfer was by DMA Channel 1 0010 = Last data transfer was by DMA Channel 1 0010 = Last data transfer was by DMA Channel 0 it 7 PPSTT: Channel 7 Ping-Pong Mode Status Flag bit 1 = DMASTB register selected 0 = DMAFSTA register selected 1 = DMASTB register selected 0 = DMASTA register selected 0 = DMASTA register selected 1 = DMASTB register selected 2		PPST6	PPST5	PPST4	PPST3	PPST2	PPST1				
a = Readable bit W = Writable bit U = Unimplemented bit, read as '0' in = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown it 15-12 Unimplemented: Read as '0' it is cleared x = Bit is unknown it 11-8 LSTCH<3:0>: Last DMA Channel Active bits 1111 = Last data transfer was by DMA Channel 7 0100 = Last data transfer was by DMA Channel 7 0110 = Last data transfer was by DMA Channel 5 0100 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 4 0010 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 00010 = Last data transfer was by DMA Channel 6 0011 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 00001 = Last data transfer was by DMA Channel 6 0011 = Last data transfer was by DMA Channel 7 0010 = Last data transfer was by DMA Channel 1 00001 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 1 DMASTB register selected 0 DMASTB register selected 0	bit 7							bit			
a = Readable bit W = Writable bit U = Unimplemented bit, read as '0' in = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown it 15-12 Unimplemented: Read as '0' it is cleared x = Bit is unknown it 11-8 LSTCH<3:0>: Last DMA Channel Active bits 1111 = Last data transfer was by DMA Channel 7 0100 = Last data transfer was by DMA Channel 7 0110 = Last data transfer was by DMA Channel 5 0100 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 4 0010 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 00010 = Last data transfer was by DMA Channel 6 0011 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 00001 = Last data transfer was by DMA Channel 6 0011 = Last data transfer was by DMA Channel 7 0010 = Last data transfer was by DMA Channel 1 00001 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 1 DMASTB register selected 0 DMASTB register selected 0	l egend:										
 1 = Value at POR 11' = Bit is set '0' = Bit is cleared x = Bit is unknown 1t 15-12 Unimplemented: Read as '0' 1t 11-8 LSTCH-3:0>: Last DMA Channel Active bits 1111 = No DMA transfer has occurred since system Reset 1100 = Last data transfer was by DMA Channel 7 0110 = Last data transfer was by DMA Channel 6 0111 = Last data transfer was by DMA Channel 6 0101 = Last data transfer was by DMA Channel 6 0101 = Last data transfer was by DMA Channel 7 0010 = Last data transfer was by DMA Channel 6 0011 = Last data transfer was by DMA Channel 7 0011 = Last data transfer was by DMA Channel 8 0010 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0 0010 = Last data transfer was by DMA Channel 0 0010 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0 0010 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0 0010 = Last data transfer was by DMA Channel 0 0010 = Last data transfer was by DMA Channel 1 0000 = DMA7STB register selected 0 = DMA5TB register selected 0 = DMA5TB register selected 0 = DMA5TB register selected 0 = DMASTA register selected 0 = DMASTB register selected 0 = DMASTA register selected 0 = DMASTA register selected 0 = DMASTB regi	-	le bit	W = Writable	bit	U = Unimpler	nented bit. rea	d as '0'				
 It 15-12 Unimplemented: Read as 'o' It 11-8 LSTCH<3:0>: Last DMA Channel Active bits 11.11 = No DMA transfer has occurred since system Reset 11.0-1000 = Reserved 01.11 = Last data transfer was by DMA Channel 7 01.00 = Reserved 01.11 = Last data transfer was by DMA Channel 6 01.01 = Last data transfer was by DMA Channel 6 01.01 = Last data transfer was by DMA Channel 6 01.01 = Last data transfer was by DMA Channel 6 01.01 = Last data transfer was by DMA Channel 4 00.01 = Last data transfer was by DMA Channel 3 00.01 = Last data transfer was by DMA Channel 1 00.01 = Last data transfer was by DMA Channel 1 00.01 = Last data transfer was by DMA Channel 1 00.01 = Last data transfer was by DMA Channel 1 00.01 = Last data transfer was by DMA Channel 1 00.01 = Last data transfer was by DMA Channel 1 00.01 = Last data transfer was by DMA Channel 1 00.01 = Last data transfer was by DMA Channel 1 00.01 = Last data transfer was by DMA Channel 1 00.01 = Last data transfer was by DMA Channel 1 00.01 = Last data transfer was by DMA Channel 1 00.01 = Last data transfer was by DMA Channel 1 00.01 = Last data transfer was by DMA Channel 1 00.01 = Last data transfer was by DMA Channel 1 00.01 = Last data transfer was by DMA Channel 1 00.01 = Last data transfer was by DMA Channel 1 00.01 = Last data transfer was by DMA Channel 1 00.01 = Last data transfer was by DMA Channel 1 00.01 = Last data transfer was by DMA Channel 1 00.01 = Last data transfer was by DMA Channel 1 00.01 = Last data transfer was by DMA Channel 1 00.01 = Last data transfer was by DMA Channel 1 00.01 = Last data transfer was by DMA Channel 1 00.01 = Last data transfer was by DMA Channel 1 00.01 = Last data transfer was by DMA Channel					-						
 It 11-8 LSTCH<3:0>: Last DMA Channel Active bits 1111 = No DMA transfer has occurred since system Reset 1110 = Last data transfer was by DMA Channel 7 0110 = Last data transfer was by DMA Channel 7 0110 = Last data transfer was by DMA Channel 5 0100 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 1 0010 = Last data transfer was by DMA Channel 1 0010 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 4 0011 = Lost data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 2 0011 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 3 0010 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 3 0010 = Last data transfer was by DMA Channel 3 0010 = Last data transfer was by DMA Channel 3 0010 = DMASTB register selected 0 = DMASTA register selected 0 =											
 1111 = No DMA transfer has occurred since system Reset 1110 = Lost data transfer was by DMA Channel 7 0110 = Last data transfer was by DMA Channel 6 0101 = Last data transfer was by DMA Channel 5 0100 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 3 0010 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0 0100 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0 011 = DMA7STB register selected 0 = DMA7STB register selected 0 = DMA7STB register selected 0 = DMA6STB register selected 0 = DMA5STB register selected 0 = DMA4STB register selected 0 = DMA4STB register selected 0 = DMA4STB register selected 0 = DMA3STB register selected<	bit 15-12	Unimpleme	nted: Read as '	0'							
 1110-1000 = Reserved 0111 = Last data transfer was by DMA Channel 7 0110 = Last data transfer was by DMA Channel 6 0101 = Last data transfer was by DMA Channel 5 0100 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 2 0010 = Last data transfer was by DMA Channel 2 0001 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 2 0011 = Last data transfer was by DMA Channel 2 0001 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 2 0001 = Last data transfer was by DMA Channel 2 0000 = Last data transfer was by DMA Channel 2 0000 = Last data transfer was by DMA Channel 2 0000 = Last data transfer was by DMA Channel 2 0000 = Last data transfer was by DMA Channel 2 0000 = Last data transfer was by DMA Channel 2 0000 = Last data transfer was by DMA Channel 2 0000 = DMASTA register selected 0 = DMASTB register se	bit 11-8	LSTCH<3:0>: Last DMA Channel Active bits									
 0111 = Last data transfer was by DMA Channel 7 0110 = Last data transfer was by DMA Channel 6 0101 = Last data transfer was by DMA Channel 5 0100 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 3 0010 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0 it 7 PPST7: Channel 7 Ping-Pong Mode Status Flag bit 1 = DMA7STA register selected 0 = DMA7STA register selected 0 = DMASSTB register selected 0 =											
 0110 = Last data transfer was by DMA Channel 6 0101 = Last data transfer was by DMA Channel 5 0100 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 3 0010 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0 it 7 PPST7: Channel 7 Ping-Pong Mode Status Flag bit 1 = DMA7STB register selected 0 = DMA6STB register selected 0 = DMA5STA register selected 0 = DMA5STA register selected 0 = DMA4STB register selected 0 = DMA3STB register selected 0 = DMA3STA register selected 0 = DMA3STA register selected 0 = DMA2STB regi											
 0100 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 3 0010 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0 0000 = Last data transfer was by DMA Channel 0 0000 = Last data transfer was by DMA Channel 0 0000 = Last data transfer was by DMA Channel 0 0000 = Last data transfer was by DMA Channel 0 0000 = Last data transfer was by DMA Channel 0 0000 = Last data transfer was by DMA Channel 0 0000 = Last data transfer was by DMA Channel 0 0000 = Last data transfer was by DMA Channel 0 0000 = Last data transfer was by DMA Channel 0 0000 = Last data transfer was by DMA Channel 0 0000 = Last data transfer was by DMA Channel 0 0000 = Last data transfer was by DMA Channel 0 0000 = Last data transfer was by DMA Channel 0 0000 = Last data transfer was by DMA Channel 0 0000 = Last data transfer was by DMA Channel 0 0 = DMA7STB register selected 0 = DMA5STB register selected 0 = DMA4STB register selected 0 = DMA4STA register selected 0 = DMA3STB register selected 0 = DMA2STB register selected 0 = DMA2STA register selected 0 = DMA1STB register selected 0 = DMA2STB register selected 0 = DMA2STB register selected 0 = DMA1STB register selected<td rowspan="5"></td><td colspan="9"></td>											
0011 = Last data transfer was by DMA Channel 3 0010 = Last data transfer was by DMA Channel 2 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0 it 7 PPST7: Channel 7 Ping-Pong Mode Status Flag bit 1 = DMA7STB register selected 0 = DMA7STA register selected 0 = DMA7STA register selected 0 = DMA6STB register selected 0 = DMA6STB register selected 0 = DMA6STB register selected 0 = DMA5STA register selected 0 = DMA5STB register selected 0 = DMA5STA register selected 0 = DMA5STA register selected 0 = DMA5STA register selected 0 = DMA4STA register selected 0 = DMA4STA register selected 0 = DMA4STA register selected 0 = DMA3STA register selected 0 = DMA3STA register selected 0 = DMA2STB register selected 0 = DMA2STB register selected 0 = DMA2STA register selected 0 = DMA2STA register selected 0 = DMA2STA register selected <t< td=""><td colspan="10">0101 = Last data transfer was by DMA Channel 5</td></t<>		0101 = Last data transfer was by DMA Channel 5									
0010 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0 it 7 PPST7 : Channel 7 Ping-Pong Mode Status Flag bit 1 = DMA7STB register selected 0 0 = DMA7STA register selected 0 it 6 PPST6 : Channel 6 Ping-Pong Mode Status Flag bit 1 = DMA6STB register selected 0 0 = DMA5STB register selected 0 1 = DMA5STB register selected 0 0 = DMA5STB register selected 0 0 = DMA4STA register selected 0 0 = DMA4STA register selected 0 0 = DMA4STB register selected 0 0 = DMA4STA register selected 0 0 = DMA4STA register selected 0 0 = DMA4STB register selected 0 0 = DMA3STB register selected 0 0 = DMA3STB register selected 0 0 = DMA2STB register selected 0 1 = DMA2STB register selected 0 0 = DMA2STB register sele											
0001 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0 it 7 PPST7: Channel 7 Ping-Pong Mode Status Flag bit 1 = DMA7STB register selected 0 = DMA7STA register selected 1 = DMA6STB register selected 0 = DMA5STB register selected 0 = DMA5STB register selected 0 = DMA4STA register selected 0 = DMA4STB register selected 0 = DMA3STB register selected 0 = DMA2STB register selected 0 = DMA1STA register se											
it 7 PPST7: Channel 7 Ping-Pong Mode Status Flag bit 1 = DMA7STB register selected 0 = DMA7STA register selected it 6 PPST6: Channel 6 Ping-Pong Mode Status Flag bit 1 = DMA6STB register selected 0 = DMA6STA register selected 0 = DMA6STA register selected 0 = DMA6STA register selected 0 = DMA6STA register selected 0 = DMA6STA register selected 0 = DMA5STA register selected 0 = DMA5STA register selected 0 = DMA5STB register selected 0 = DMA5STA register selected 0 = DMA4STB register selected 0 = DMA4STB register selected 0 = DMA4STB register selected 0 = DMA4STB register selected 0 = DMA4STA register selected 0 = DMA4STA register selected 0 = DMA4STB register selected 0 = DMA3STB register selected 0 = DMA3STB register selected 0 = DMA3STA register selected 0 = DMA3STA register selected 0 = DMA2STA register selected 1 = DMA2STB register selected 0 = DMA2STA register selected 0 = DMA2STA register selected 0 = DMA2STA register selected 1 = DMA1STB register selected 0 = DMA2STA register selected 1 = DMA1STB register selected 0 = DMA1STA register selected 0 = DMA1STA register selected 0 = DMA1STA regist		0001 = Last data transfer was by DMA Channel 1									
 1 = DMA7STB register selected 0 = DMA7STA register selected 0 = DMA6STB register selected 0 = DMA6STB register selected 0 = DMA6STA register selected 0 = DMA6STB register selected 1 = DMA5STB register selected 0 = DMA5STA register selected 0 = DMA5STA register selected 0 = DMA5STA register selected 0 = DMA4STB register selected 0 = DMA4STB register selected 0 = DMA4STB register selected 0 = DMA3STB register selected 0 = DMA3STA register selected 0 = DMA15TB register selected 0 = DMA2STA register selected 0 = DMA15TB register selected 0 = DMA15TB register selected 0 = DMA15TA register selected 											
 0 = DMA7STA register selected it 6 PPST6: Channel 6 Ping-Pong Mode Status Flag bit 1 = DMA6STB register selected 0 = DMA6STA register selected 0 = DMA6STA register selected 0 = DMA5STB register selected 0 = DMA5STA register selected 0 = DMA5STA register selected 0 = DMA5STA register selected 0 = DMA4STB register selected 0 = DMA4STB register selected 0 = DMA4STA register selected 0 = DMA3STA register selected 0 = DMA3STB register selected 0 = DMA3STA register selected 0 = DMA3STA register selected 0 = DMA2STA register selected 0 = DMA1STB register selected 0 = DMA1STB register selected 0 = DMA1STA register selected 	bit 7										
it 6 PPST6: Channel 6 Ping-Pong Mode Status Flag bit 1 = DMA6STB register selected 0 = DMA6STA register selected it 5 PPST5: Channel 5 Ping-Pong Mode Status Flag bit 1 = DMA5STB register selected 0 = DMA5STA register selected 0 = DMA4STA register selected 0 = DMA4STA register selected 0 = DMA4STB register selected 0 = DMA4STA register selected 0 = DMA3STB register selected 0 = DMA3STB register selected 0 = DMA3STB register selected 0 = DMA3STA register selected 0 = DMA3STA register selected 0 = DMA2STB register selected 0 = DMA2STB register selected 0 = DMA2STA register selected 0 = DMA2STA register selected 0 = DMA2STA register selected 0 = DMA1STB register selected 0 = DMA1STB register selected 0 = DMA1STA register selected 0 = DMA0STB registe											
1 = DMA6STB register selected 0 = DMA6STA register selected it 5 PPST5 : Channel 5 Ping-Pong Mode Status Flag bit 1 = DMA5STB register selected 0 = DMA5STA register selected it 4 PPST4 : Channel 4 Ping-Pong Mode Status Flag bit 1 = DMA4STB register selected 0 = DMA4STB register selected 0 = DMA4STB register selected 0 = DMA4STA register selected 0 = DMA4STA register selected 0 = DMA4STA register selected 0 = DMA3STA register selected 0 = DMA3STB register selected 0 = DMA3STA register selected 0 = DMA3STA register selected 0 = DMA2STB register selected 0 = DMA2STB register selected 0 = DMA2STB register selected 0 = DMA2STA register selected 0 = DMA2STB register selected 0 = DMA2STB register selected 0 = DMA1STB register selected 0 = DMA1STB register selected 0 = DMA1STA register selected 0 = DMA1STA register selected 0 = DMA1STB register selected 0 = DMA1STB register selected 0 = DMA0STB register selected 1 = DMA0STB register selected	bit 6	-									
 1 = DMA5STB register selected 0 = DMA5STA register selected it 4 PPST4: Channel 4 Ping-Pong Mode Status Flag bit 1 = DMA4STB register selected 0 = DMA4STA register selected 0 = DMA4STA register selected 0 = DMA3STB register selected 0 = DMA3STB register selected 0 = DMA3STA register selected 0 = DMA3STB register selected 0 = DMA3STB register selected 0 = DMA3STA register selected 0 = DMA3STA register selected 0 = DMA2STB register selected 0 = DMA2STB register selected 0 = DMA2STA register selected 0 = DMA1STB register selected 0 = DMA1STB register selected 0 = DMA1STB register selected 1 = DMA1STB register selected 		1 = DMA6STB register selected									
 0 = DMA5STA register selected it 4 PPST4: Channel 4 Ping-Pong Mode Status Flag bit 1 = DMA4STB register selected 0 = DMA4STA register selected 0 = DMA4STA register selected 0 = DMA3STB register selected 0 = DMA3STA register selected 0 = DMA3STA register selected 0 = DMA2STB register selected 0 = DMA2STB register selected 0 = DMA2STB register selected 0 = DMA2STA register selected 0 = DMA2STA register selected 0 = DMA1STB register selected 0 = DMA1STB register selected 0 = DMA1STA register selected 1 = DMA0STB register selected 1 = DMA0STB register selected 1 = DMA0STB register selected 	bit 5	-									
 1 = DMA4STB register selected 0 = DMA4STA register selected it 3 PPST3: Channel 3 Ping-Pong Mode Status Flag bit 1 = DMA3STB register selected 0 = DMA3STA register selected it 2 PPST2: Channel 2 Ping-Pong Mode Status Flag bit 1 = DMA2STB register selected 0 = DMA2STA register selected it 1 = DMA2STB register selected it 2 PPST1: Channel 1 Ping-Pong Mode Status Flag bit 1 = DMA1STB register selected 0 = DMA1STA register selected 0 = DMA1STA register selected 1 = DMA1STB register selected 1 = DMA1STB register selected 1 = DMA1STB register selected 		1 = DMA5STB register selected									
 0 = DMA4STA register selected it 3 PPST3: Channel 3 Ping-Pong Mode Status Flag bit 1 = DMA3STB register selected 0 = DMA3STA register selected it 2 PPST2: Channel 2 Ping-Pong Mode Status Flag bit 1 = DMA2STB register selected 0 = DMA2STA register selected it 1 PPST1: Channel 1 Ping-Pong Mode Status Flag bit 1 = DMA1STB register selected 0 = DMA1STA register selected it 0 PPST0: Channel 0 Ping-Pong Mode Status Flag bit 1 = DMA0STB register selected 	bit 4	•									
 1 = DMA3STB register selected 0 = DMA3STA register selected it 2 PPST2: Channel 2 Ping-Pong Mode Status Flag bit 1 = DMA2STB register selected 0 = DMA2STA register selected it 1 PPST1: Channel 1 Ping-Pong Mode Status Flag bit 1 = DMA1STB register selected 0 = DMA1STA register selected it 0 PPST0: Channel 0 Ping-Pong Mode Status Flag bit 1 = DMA0STB register selected 		•									
 0 = DMA3STA register selected it 2 PPST2: Channel 2 Ping-Pong Mode Status Flag bit 1 = DMA2STB register selected 0 = DMA2STA register selected it 1 PPST1: Channel 1 Ping-Pong Mode Status Flag bit 1 = DMA1STB register selected 0 = DMA1STA register selected it 0 PPST0: Channel 0 Ping-Pong Mode Status Flag bit 1 = DMA0STB register selected 	bit 3	-									
 1 = DMA2STB register selected 0 = DMA2STA register selected it 1 PPST1: Channel 1 Ping-Pong Mode Status Flag bit 1 = DMA1STB register selected 0 = DMA1STA register selected it 0 PPST0: Channel 0 Ping-Pong Mode Status Flag bit 1 = DMA0STB register selected 		•									
 0 = DMA2STA register selected it 1 PPST1: Channel 1 Ping-Pong Mode Status Flag bit 1 = DMA1STB register selected 0 = DMA1STA register selected it 0 PPST0: Channel 0 Ping-Pong Mode Status Flag bit 1 = DMA0STB register selected 	bit 2 bit 1	PPST2: Channel 2 Ping-Pong Mode Status Flag bit									
 1 = DMA1STB register selected 0 = DMA1STA register selected it 0 PPST0: Channel 0 Ping-Pong Mode Status Flag bit 1 = DMA0STB register selected 		•									
 0 = DMA1STA register selected it 0 PPST0: Channel 0 Ping-Pong Mode Status Flag bit 1 = DMA0STB register selected 		PPST1: Channel 1 Ping-Pong Mode Status Flag bit									
1 = DMA0STB register selected		-									
	bit 0	PPST0: Cha	annel 0 Ping-Poi	ng Mode Statu	is Flag bit						
			•								

查询REGISTER BL98MC 的S 体 R TO ST RECENT DMA RAM ADDRESS

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAD	R<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAE)R<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	it	U = Unimpleme	nted bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleare	ed	x = Bit is unkr	iown

bit 15-0 DSADR<15:0>: Most Recent DMA RAM Address Accessed by DMA Controller bits

查句ESPIC33FJ128MC804供应商

查询919PIC3OSQLIAATORCONFIGURATION


- Note 1: This data sheet summarizes the features of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 39. Oscillator (Part III)" (DS70216) of the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 oscillator system provides:

- External and internal oscillator options as clock sources
- An on-chip Phase-Locked Loop (PLL) to scale the internal operating frequency to the required system clock frequency
- An internal FRC oscillator that can also be used with the PLL, thereby allowing full-speed operation without any external clock generation hardware
- · Clock switching between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- A Clock Control register (OSCCON)
- Non-volatile Configuration bits for main oscillator selection.
- · An auxiliary crystal oscillator for audio DAC

A simplified diagram of the oscillator system is shown in Figure 9-1.

FIGURE 9-1: dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/ X04 OSCILLATOR SYSTEM DIAGRAM



查询dsFCPBBCJocBing System

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 devices provide seven system clock options:

- Fast RC (FRC) Oscillator
- FRC Oscillator with Phase Locked Loop (PLL)
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- Secondary (LP) Oscillator
- · Low-Power RC (LPRC) Oscillator
- · FRC Oscillator with postscaler

9.1.1 SYSTEM CLOCK SOURCES

The Fast RC (FRC) internal oscillator runs at a nominal frequency of 7.37 MHz. User software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> (CLKDIV<10:8>) bits.

The primary oscillator can use one of the following as its clock source:

- Crystal (XT): Crystals and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- High-Speed Crystal (HS): Crystals in the range of 10 MHz to 40 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- External Clock (EC): External clock signal is directly applied to the OSC1 pin.

The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses the SOSCI and SOSCO pins.

The Low-Power RC (LPRC) internal oscillator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip PLL to provide a wide range of output frequencies for device operation. PLL configuration is described in **Section 9.1.4 "PLL Configuration"**.

The FRC frequency depends on the FRC accuracy (see Table 31-19) and the value of the FRC Oscillator Tuning register (see Register 9-4).

9.1.2 SYSTEM CLOCK SELECTION

The oscillator source used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to Section 28.1 "Configuration Bits" for further details.) The Initial Oscillator Selection Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Configuration Select bits. POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose among 12 different clock modes, shown in Table 9-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected) Fosc is divided by 2 to generate the device instruction clock (FcY) and the peripheral clock time base (FP). FcY defines the operating speed of the device, and speeds up to 40 MHz are supported by the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 architecture.

Instruction execution speed or device operating frequency, FCY, is given by:

EQUATION 9-1: DEVICE OPERATING FREQUENCY

FCY = FOSC/2

9.1.3 AUXILIARY OSCILLATOR

The Auxiliary Oscillator (AOSC) can be used for peripheral that needs to operate at a frequency unrelated to the system clock such as DAC.

The Auxiliary Oscillator can use one of the following as its clock source:

Crystal (XT): Crystal and ceramic resonators in the range of 3 Mhz to 10 Mhz. The crystal is connected to the SOCI and SOSCO pins.

High-Speed Crystal (HS): Crystals in the range of 10 to 40 Hz. The crystal is connected to the SOSCI and SOSCO pins.

External Clock (EC): External clock signal up to 64 Mhz. The external clock signal is directly applied to SOSCI pin.

查询知3.PIC331PJ-1.28900F06世界应用PN

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides significant flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 9-2.

The output of the primary oscillator or FRC, denoted as 'FIN', is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected in the range of 0.8 MHz to 8 MHz. The prescale factor 'N1' is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor 'M,' by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor 'N2.' This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be either 2, 4 or 8, and must be selected such that the PLL output frequency (Fosc) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS. For a primary oscillator or FRC oscillator, output 'FIN', the PLL output 'FOSC' is given by:

EQUATION 9-2: Fosc CALCULATION

$$FOSC = FIN \cdot \left(\frac{M}{N1 \cdot N2}\right)$$

For example, suppose a 10 MHz crystal is being used with the selected oscillator mode of XT with PLL.

- If PLLPRE<4:0> = 0, then N1 = 2. This yields a VCO input of 10/2 = 5 MHz, which is within the acceptable range of 0.8 MHz - 8 MHz.
- If PLLDIV<8:0> = 0x1E, then M = 32. This yields a VCO output of 5 x 32 = 160 MHz, which is within the 100 MHz - 200 MHz ranged needed.
- If PLLPOST<1:0> = 0, then N2 = 2. This provides a Fosc of 160/2 = 80 MHz. The resultant device operating speed is 80/2 = 40 MIPS.

EQUATION 9-3: XT WITH PLL MODE EXAMPLE





FIGURE 9-2: dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/ X04 PLL BLOCK DIAGRAM



Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	Note
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	xx	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	xx	110	1
Low-Power RC Oscillator (LPRC)	Internal	xx	101	1
Secondary (Timer1) Oscillator (Sosc)	Secondary	xx	100	1
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	-
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	-
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	—
Primary Oscillator (XT)	Primary	01	010	—
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator with PLL (FRCPLL)	Internal	xx	001	1
Fast RC Oscillator (FRC)	Internal	xx	000	1

TABLE 19:133F DONFIGURATION BIT VALUES FOR CLOCK SELECTION

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

查询REGISTER 9128MC 205 CCON OSCILLATOR CONTROL REGISTER⁽¹⁾

U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y			
—		COSC<2:0>		—		NOSC<2:0> ⁽²⁾				
bit 15							bit 8			
R/W-0	R/W-0	R-0	U-0	R/C-0	U-0	R/W-0	R/W-0			
CLKLOCK	IOLOCK	LOCK	0-0	CF	0-0	LPOSCEN	OSWEN			
bit 7	IOLOOK	LOOK				LI OOOLIN	bit (
Legend:		y = Value set	from Configu	ration bits on P	POR	C = Clea	r only bit			
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, rea	id as '0'				
-n = Value at I	POR	'1' = Bit is set	t	'0' = Bit is cle	eared	x = Bit is unkn	own			
L:4 / F	l lucius a lo uno a	tad. Daad aa f								
bit 15	-	ted: Read as '			.)					
bit 14-12		Current Oscilla		bits (read-only	()					
		C oscillator (FI C oscillator (FI	· ·							
		y oscillator (XT								
		y oscillator (XT		n PLL						
		dary oscillator								
	101 = Low-Power RC oscillator (LPRC)									
		110 = Fast RC oscillator (FRC) with Divide-by-16 111 = Fast RC oscillator (FRC) with Divide-by-n								
bit 11		-	-	e-by-n						
bit 10-8	Unimplemented: Read as '0' NOSC<2:0>: New Oscillator Selection bits ⁽²⁾									
	000 = Fast RC oscillator (FRC)									
	000 = Fast RC oscillator (FRC) 001 = Fast RC oscillator (FRC) with PLL									
	010 = Primary oscillator (XT, HS, EC)									
		y oscillator (XT		n PLL						
		dary oscillator								
	101 = Low-Power RC oscillator (LPRC) 110 = Fast RC oscillator (FRC) with Divide-by-16									
	110 = Fast RC oscillator (FRC) with Divide-by-16 111 = Fast RC oscillator (FRC) with Divide-by-n									
bit 7		Clock Lock Ena		0.09.11						
	If clock switching is enabled and FSCM is disabled, (FOSC <fcksm> = 0b01)</fcksm>									
		itching is disat								
1.11.0		-	-	lock source ca	n be modified t	by clock switching	g			
bit 6		ripheral Pin Se		to poriphoral p	in coloct rogist	ore not allowed				
	 1 = Peripherial pin select is locked, write to peripheral pin select registers not allowed 0 = Peripherial pin select is not locked, write to peripheral pin select registers allowed 									
bit 5	-	ock Status bit				3				
	1 = Indicates	that PLL is in	lock, or PLL s	tart-up timer is	satisfied					
	0 = Indicates	that PLL is ou	it of lock, start	-up timer is in	progress or PL	L is disabled				
bit 4	Unimplemen	ted: Read as '	0'							
bit 3		il Detect bit (re		oplication)						
		as detected clo as not detected								
Note 1: \//	rites to this regi	ster require an	unlock seque	nce Referto S	Section 39 "O	scillator (Part III)" (DS70216			
						icrochip website)				
2: Di	irect clock switch	hes between a	ny nrimary oso	cillator mode w	ith PLL and FR	CPLL mode are	not permitted			

2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

BEGISTER 33FJ128056CON OSCILLATOR CONTROL REGISTER⁽¹⁾ (CONTINUED)

bit 2	Unimplemented: Read as '0'
bit 1	LPOSCEN: Secondary (LP) Oscillator Enable bit
	 Enable secondary oscillator
	0 = Disable secondary oscillator

bit 0 OSWEN: Oscillator Switch Enable bit

- 1 = Request oscillator switch to selection specified by NOSC<2:0> bits
- 0 = Oscillator switch is complete
- **Note 1:** Writes to this register require an unlock sequence. Refer to **Section 39. "Oscillator (Part III)"** (DS70216) in the *"dsPIC33F/PIC24H Family Reference Manual"* (available from the Microchip website) for details.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

查询REGISTER 19-28MC&UK的应商LOCK DIVISOR REGISTER

R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0				
ROI		DOZE<2:0>		DOZEN ⁽¹⁾		FRCDIV<2:0>					
bit 15	•						bit 8				
R/W-0	R/W-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	OST<1:0>				PLLPRE<4:0>	>					
bit 7							bit (
Legend:		v = Value set	from Configu	ration bits on PO	R						
R = Readabl	e hit	W = Writable	-	U = Unimplem		las '0'					
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr					
	FUR				ieu						
bit 15	ROI: Recove	er on Interrunt hi	t								
		ROI: Recover on Interrupt bit 1 = Interrupts clears the DOZEN bit and the processor clock/peripheral clock ratio is set to 1:1									
	 Interrupts clears the DOZEN bit and the processor clock/peripheral clock ratio is set to 1:1 Interrupts have no effect on the DOZEN bit 										
oit 14-12	DOZE<2:0>	: Processor Cloo	k Reduction	Select bits							
	000 = Fcy/1										
	001 = FCY/2										
	010 = FCY/4										
	011 = FCY/8 100 = FCY/1										
	100 = FCY/3	-									
	110 = FCY/6	64									
	111 = Fcy/1	28									
oit 11	DOZEN: DO	DOZEN: DOZE Mode Enable bit ⁽¹⁾									
		2:0> field specifi sor clock/periphe		etween the perip o forced to 1:1	heral clocks a	and the process	or clocks				
bit 10-8	FRCDIV<2:	0>: Internal Fast	RC Oscillato	or Postscaler bits							
	000 = FRC divide by 1 (default)										
	001 = FRC										
	010 = FRC divide by 4 011 = FRC divide by 8										
	100 = FRC divide by 8 100 = FRC divide by 16										
		101 = FRC divide by 32									
	110 = FRC										
		divide by 256									
bit 7-6			Jutput Divide	er Select bits (als	o denoted as	INZ, PLL posts	caler)				
	00 = Output 01 = Output										
	10 = Reserv										
	11 = Output	/8									
bit 5	Unimpleme	nted: Read as 'o	o'								
bit 4-0	PLLPRE<4:	0>: PLL Phase I	Detector Inpu	it Divider bits (als	so denoted as	'N1', PLL preso	caler)				
	00000 = Inp 00001 = Inp	out/2 (default) out/3									
	•										
	•										
	•										

Note 1: This bit is cleared when the ROI bit is set and an interrupt occurs.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0 ⁽¹⁾
_	_	_	_	—	_	_	PLLDIV<8>
bit 15				•			bit
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
			PLLC)IV<7:0>			
bit 7							bit
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unl	known

杰海小PHC2351129WC904供应表

bit 15-9 Unimplemented: Read as '0'

bit 8-0

PLLDIV<8:0>: PLL Feedback Divisor bits (also denoted as 'M', PLL multiplier) 00000000 = 2 00000001 = 3 00000010 = 4000110000 = 50 (default) 111111111 = 513

查询**REGISTER** 9448MC 805 (并如商FRC OSCILLATOR TUNING REGISTER

-											
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	_		_	—							
bit 15							bit 8				
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_				TUN<	<5:0> ⁽¹⁾						
bit 7							bit 0				
Legend:											
R = Readab	le bit	W = Writable	bit	•	nented bit, read	d as '0'					
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15-6	•	ited: Read as '									
bit 5-0		TUN<5:0>: FRC Oscillator Tuning bits ⁽¹⁾									
		011111 = Center frequency +11.625% (8.23 MHz)									
	011110 = Ce	011110 = Center frequency +11.25% (8.20 MHz)									
	•										
	•										
	000001 = Ce	• 000001 = Center frequency +0.375% (7.40 MHz)									
		000000 = Center frequency (7.37 MHz nominal)									
		111111 = Center frequency -0.375% (7.345 MHz)									
	•										
	•										
	•										
		enter frequency									
	100000 = Ce	100000 = Center frequency -12% (6.49 MHz)									

Note 1: OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation and is neither characterized nor tested.

© 2009 Microchip Technology Inc.

REGISTER	335;J1284686	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
0-0	0-0	SELACLK		MD<1:0>	APSTSCLR<2:0>		
 bit 15	—	SELACER	A030	WID<1.02		F3130LK=2.0	- bit 8
							DIL
R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
ASRCSEL	—	—		—	—	—	_
bit 7	·				·		bit (
Legend:							
R = Readabl	le bit	W = Writable I	W = Writable bit U = Unimplen			d as '0'	
-n = Value at	POR	'1' = Bit is set	= Bit is set		eared	x = Bit is unknown	
bit 15-14	Unimplemen	nted: Read as 'o)'				
bit 13	SELACLK: S	Select Auxiliary	Clock Source	for Auxiliary C	lock Divider		
	•	Oscillators prov ut (Fvco) provic			•		
bit 12-11	AOSCMD<1:	:0>: Auxiliary Os	scillator Mode	е			
	10 = XT Osci 01 = HS Osc	ernal Clock Mod illator Mode Sel illator Mode Sel y Oscillator Disa	ect ect	.)			
bit 10-8	APSTSCLR<	2:0>: Auxiliary	Clock Output	t Divider			
	111 = divideo	d by 1					

DS70291D-page 154

bit 7

bit 6-0

110 = divided by 2 101 = divided by 4 100 = divided by 8 011 = divided by 16 010 = divided by 32 001 = divided by 64

000 = divided by 256 (default)

Unimplemented: Read as '0'

1 = Primary Oscillator is the Clock Source0 = Auxiliary Oscillator is the Clock Source

ASRCSEL: Select Reference Clock Source for Auxiliary Clock

查询到2PIC3Clock2Switching、Operation

Applications are free to switch among any of the four clock sources (Primary, LP, FRC and LPRC) under software control at any time. To limit the possible side effects of this flexibility, dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices have a safeguard lock built into the switch process.

Note: Primary Oscillator mode has three different submodes (XT, HS and EC), which are determined by the POSCMD<1:0> Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch among the different primary submodes without reprogramming the device.

9.2.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the Configuration register must be programmed to '0'. (Refer to **Section 28.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSC control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC bits (OSCCON<14:12>) reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

9.2.2 OSCILLATOR SWITCHING SEQUENCE

Performing a clock switch requires this basic sequence:

- 1. If desired, read the COSC bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- Write the appropriate value to the NOSC control bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit (OSCCON<0>) to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

1. The clock switching hardware compares the COSC status bits with the new value of the NOSC control bits. If they are the same, the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.

- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and the CF (OSCCON<3>) status bits are cleared.
- 3. The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC bit values are transferred to the COSC status bits.
- 6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or LP (if LPOSCEN remains set).
 - Note 1: The processor continues to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
 - 3: Refer to Section 39. "Oscillator (Part III)" (DS70216) in the "dsPIC33F/ PIC24H Family Reference Manual" for details.

9.3 Fail-Safe Clock Monitor (FSCM)

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by programming. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the Watchdog Timer.

In the event of an oscillator failure, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. Then the application program can either attempt to restart the oscillator or execute a controlled shutdown. The trap can be treated as a warm Reset by simply loading the Reset address into the oscillator fail trap vector.

If the PLL multiplier is used to scale the system clock, the internal FRC is also multiplied by the same factor on clock failure. Essentially, the device switches to FRC with PLL on a clock failure.

^{© 2009} Microchip Technology Inc.

查句ESPIC33FJ128MC804供应商

查询LO.OIC BOWER SAMING FEATURES

- Note 1: This data sheet summarizes the features dsPIC33FJ32MC302/304, of the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 9. Watchdog Timer and Power Savings Modes" (DS70196) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power.

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices can manage power consumption in four ways:

- Clock frequency
- Instruction-based Sleep and Idle modes
- · Software-controlled Doze mode
- · Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

10.1 Clock Frequency and Clock Switching

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 9.0 "Oscillator Configuration"**.

10.2 Instruction-Based Power-Saving Modes

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembler syntax of the PWRSAV instruction is shown in Example 10-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to wake up.

10.2.1 SLEEP MODE

The following occur in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals can continue to operate. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled.

The device wakes up from Sleep mode on any of the these events:

- Any interrupt source that is individually enabled
- · Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV #SLEEP_MODE ; Put the device into SLEEP mode
PWRSAV #IDLE_MODE ; Put the device into IDLE mode

查询&sPICOBE MOSE 804供应商

The following occur in Idle mode:

- The CPU stops executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device wakes from Idle mode on any of these events:

- Any interrupt that is individually enabled
- Any device Reset
- A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2 to 4 cycles later), starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

10.3 Doze Mode

The preferred strategies for reducing power consumption are changing clock speed and invoking one of the power-saving modes. In some circumstances, this cannot be practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed can introduce communication errors, while using a power-saving mode can stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate. Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

Programs can use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. An automatic return to full-speed CPU operation on interrupts can be enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the ECAN module has been configured for 500 kbps based on this device operating speed. If the device is placed in Doze mode with a clock frequency ratio of 1:4, the ECAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

10.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have effect and read values are invalid.

A peripheral module is enabled only if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific dsPIC[®] DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0			
T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD	PWM1MD				
bit 15						-11	bit			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0			
I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	—	C1MD	AD1MD			
bit 7							bit			
Legend:										
R = Readab	le bit	W = Writable	e bit	U = Unimplen	nented bit, rea	ad as '0'				
-n = Value a	t POR	'1' = Bit is se	:t	'0' = Bit is clea		x = Bit is unkn	own			
bit 15	T5MD: Time	er5 Module Disa	able bit							
		module is disab								
	0 = Timer5 r	nodule is enab	ed							
bit 14		er4 Module Disa								
	-	nodule is disab nodule is enab								
bit 13		er3 Module Disa								
		nodule is disab								
	0 = Timer3 r	nodule is enab	ed							
bit 12	T2MD: Time	er2 Module Disa	able bit							
		1 = Timer2 module is disabled 0 = Timer2 module is enabled								
bit 11	T1MD: Timer1 Module Disable bit									
	1 = Timer1 module is disabled 0 = Timer1 module is enabled									
bit 10		EI1 Module Dis								
		odule is disable								
	0 = QEI1 mo	odule is enable	b							
bit 9		PWM1 Module								
		nodule is disab								
L:1 0		nodule is enabl								
bit 8 bit 7	-	nted: Read as C1 Module Disa								
		dule is disable								
		dule is enabled								
bit 6	U2MD: UAR	RT2 Module Dis	able bit							
		module is disat								
		module is enab								
bit 5		RT1 Module Dis								
	-	module is disat module is enab								
bit 4		PI2 Module Disa								
~		dule is disable								
		odule is enabled								
bit 3	SPI1MD: SF	PI1 Module Disa	able bit							
		odule is disable								
		odule is enabled								
bit 2	Unimpleme	nted: Read as	.0.							

查

查氏GISTER 310-1:128M1904 伊东尼HERAL MODULE DISABLE CONTROL REGISTER 1 (CONTINUED)

- bit 1
 C1MD: ECAN1 Module Disable bit

 1 = ECAN1 module is disabled

 0 = ECAN1 module is enabled

 bit 0
 AD1MD: ADC1 Module Disable bit
 - 1 = ADC1 module is disabled 0 = ADC1 module is enabled

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0			
IC8MD	IC7MD		—	—	—	IC2MD	IC1MD			
bit 15				·			bit			
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	_	—		OC4MD	OC3MD	OC2MD	OC1MD			
bit 7							bit			
Legend:										
R = Readal	ole bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'				
-n = Value a	at POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15	IC8MD: Input	Capture 8 Mo	dule Disable bi	t						
	-	-								
	 1 = Input Capture 8 module is disabled 0 = Input Capture 8 module is enabled 									
bit 14	IC7MD: Input Capture 2 Module Disable bit									
	1 = Input Cap 0 = Input Cap	ture 7 module ture 7 module								
bit 13-10	Unimplemen									
bit 9	IC2MD: Input	IC2MD: Input Capture 2 Module Disable bit								
	1 = Input Cap 0 = Input Cap									
bit 8	 Input Capture 2 module is enabled IC1MD: Input Capture 1 Module Disable bit 									
	1 = Input Cap 0 = Input Cap	ture 1 module	is disabled							
bit 7-4	Unimplemen									
bit 3	-		Module Disab	le bit						
	•	•	ule is disabled							
	0 = Output Compare 4 module is enabled									
bit 2	OC3MD: Outp	out Compare 3	Module Disab	le bit						
		ompare 3 mod ompare 3 mod	ule is disabled ule is enabled							
bit 1	OC2MD: Outp	out Compare 2	Module Disab	le bit						
			ule is disabled							
	0 = Output Co	-								
bit 0	•	•	Module Disab	le bit						
	1 = Output Compare 1 module is disabled 0 = Output Compare 1 module is enabled									

查

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
—	_	_		_	CMPMD	RTCCMD	PMPMD			
bit 15							bit			
DAM 0	DAVA	DAMA	DAMA		11.0					
R/W-0 CRCMD	R/W-0	R/W-0 QEI2MD	R/W-0 PWM2MD	U-0	U-0	U-0	U-0			
bit 7	DACTIVID	QEIZIVID	PVVIVIZIVID	_	—	—	bit			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own			
bit 15-11	Unimplemen	ited: Read as '	o'							
bit 10	Unimplemented: Read as '0' CMPMD: Comparator Module Disable bit									
		tor module is d								
	0 = Comparator module is enabled									
oit 9	RTCCMD: RTCC Module Disable bit									
	1 = RTCC module is disabled									
	0 = RTCC mo	odule is enable	d							
bit 8	PMPMD: PMP Module Disable bit									
		dule is disabled dule is enabled								
bit 7	CRCMD: CR	C Module Disa	ble bit							
		dule is disabled								
	0 = CRC mod	dule is enabled								
bit 6		AC1 Module Di								
		odule is disable								
6.4 <i>C</i>		odule is enable								
bit 5		I2 Module Disa dule is disabled								
		dule is enabled	-							
bit 4	PWM2MD: P	WM2 Module [Disable bit							
	1 = PWM2 m	odule is disable	ed							
	0 = PWM2 m	odule is enable	ed							
bit 3-0	Unimplement	ted: Read as '	o'							

查询theOIC360」PORTS04供应商

- Note 1: This data sheet summarizes the features dsPIC33FJ32MC302/304, of the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 10. I/O Ports" (DS70193) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKI) are shared among the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

11.1 Parallel I/O (PIO) Ports

Generally a parallel I/O port that shares a pin with a peripheral is subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected.


When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin can be read, but the output driver for the parallel port bit is disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin can be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx) read the latch. Writes to the latch write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

Any bit and its associated data and control registers that are not valid for a particular device is disabled. This means the corresponding LATx and TRISx registers and the port pin are read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.





© 2009 Microchip Technology Inc.

ana ds Hopen FD taim Configuration

In addition to the PORT, LAT and TRIS registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See **"Pin Diagrams"** for the available pins and their functionality.

11.3 Configuring Analog Port Pins

The AD1PCFGL and TRIS registers control the operation of the analog-to-digital (A/D) port pins. The port pins that are to function as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) is converted.

The AD1PCFGL register has a default value of 0x0000; therefore, all pins that share ANx functions are analog (not digital) by default.

When the PORT register is read, all pins configured as analog input channels are read as cleared (a low level).

Pins configured as digital inputs do not convert an analog input. Analog levels on any pin defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

11.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be an NOP, as shown in Example 11-1.

11.5 Input Change Notification

The input change notification function of the I/O ports allows the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/ X04 devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature can detect input change-ofstates even in Sleep mode, when the clocks are disabled. Depending on the device pin count, up to 21 external signals (CNx pin) can be selected (enabled) for generating an interrupt request on a change-of-state.

Four control registers are associated with the CN module. The CNEN1 and CNEN2 registers contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source connected to the pin, and eliminate the need for external resistors when push-button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the control bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled when the port pin is configured as a digital output.

MOV	0xFF00, W0	; Configure PORTB<15:8> as inputs	
MOV	W0, TRISBB	; and PORTB<7:0> as outputs	
NOP		; Delay 1 cycle	
btss	PORTB, #13	; Next Instruction	

EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

查询UseICBerjpbenaBBintSelest

Peripheral pin select configuration enables peripheral set selection and placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, programmers can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.

The peripheral pin select configuration feature operates over a fixed subset of digital I/O pins. Programmers can independently map the input and/or output of most digital peripherals to any one of these I/O pins. Peripheral pin select is performed in software, and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping, once it has been established.

11.6.1 AVAILABLE PINS

The peripheral pin select feature is used with a range of up to 26 pins. The number of available pins depends on the particular device and its pin count. Pins that support the peripheral pin select feature include the designation "RPn" in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable pin number.

11.6.2 CONTROLLING PERIPHERAL PIN SELECT

Peripheral pin select features are controlled through two sets of special function registers: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

11.6.2.1 Input Mapping

The inputs of the peripheral pin select options are mapped on the basis of the peripheral. A control register associated with a peripheral dictates the pin it is mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 11-1 through Register 11-20). Each register contains sets of 5-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 5-bit value maps the RPn pin with that value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of peripheral pin selections supported by the device.

Figure 11-2 Illustrates remappable pin selection for U1RX input.

Note:	For input mapping only, the Peripheral Pin
	Select (PPS) functionality does not have
	priority over the TRISx settings. Therefore,
	when configuring the RPx pin for input, the
	corresponding bit in the TRISx register
	must also be configured for input (i.e., set
	to '1').

FIGURE 11-2: REMAPPABLE MUX




TABLE MICB3F SELECTABLE INEUT SOURCES (MAPS INPUT TO FUNCTION)(1)

Input Name	Function Name	Register	Configuration Bits
External Interrupt 1	INT1	RPINR0	INT1R<4:0>
External Interrupt 2	INT2	RPINR1	INT2R<4:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<4:0>
Timer3 External Clock	T3CK	RPINR3	T3CKR<4:0>
Timer4 External Clock	T4CK	RPINR4	T4CKR<4:0>
Timer5 External Clock	T5CK	RPINR4	T5CKR<4:0>
Input Capture 1	IC1	RPINR7	IC1R<4:0>
Input Capture 2	IC2	RPINR7	IC2R<4:0>
Input Capture 7	IC7	RPINR10	IC7R<4:0>
Input Capture 8	IC8	RPINR10	IC8R<4:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<4:0>
PWM1 Fault	FLTA1	RPINR12	FLTA1R<4:0>
PWM2 Fault	FLTA2	RPINR13	FLTA2R<4:0>
QEI1 Phase A	QEA1	RPINR14	QEAIR<4:0>
QEI1 Phase B	QEB1	RPINR14	QEBIR<4:0>
QEI1 Index	INDX1	RPINR15	INDXIR<4:0>
QEI2 Phase A	QEA2	RPINR16	QEA2R<4:0>
QEI2Phase B	QEB2	RPINR16	QEB2R<4:0>
QEI2 Index	INDX2	RPINR17	INDX2R<4:0>
UART1 Receive	U1RX	RPINR18	U1RXR<4:0>
UART1 Clear To Send	U1CTS	RPINR18	U1CTSR<4:0>
UART2 Receive	U2RX	RPINR19	U2RXR<4:0>
UART2 Clear To Send	U2CTS	RPINR19	U2CTSR<4:0>
SPI1 Data Input	SDI1	RPINR20	SDI1R<4:0>
SPI1 Clock Input	SCK1	RPINR20	SCK1R<4:0>
SPI1 Slave Select Input	SS1	RPINR21	SS1R<4:0>
SPI2 Data Input	SDI2	RPINR22	SDI2R<4:0>
SPI2 Clock Input	SCK2	RPINR22	SCK2R<4:0>
SPI2 Slave Select Input	SS2	RPINR23	SS2R<4:0>
ECAN1 Receive	CIRX	RPINR26	CIRXR<4:0>

Note 1: Unless otherwise noted, all inputs use Schmitt input buffers.

查询Us\$P2C33F9259MCM2P共应商

In contrast to inputs, the outputs of the peripheral pin select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Like the RPINRx registers, each register contains sets of 5-bit fields, with each set associated with one RPn pin (see Register 11-21 through Register 11-33). The value of the bit field corresponds to one of the peripherals, and that peripheral's output is mapped to the pin (see Table 11-2 and Figure 11-3).

The list of peripherals for output mapping also includes a null value of '00000' because of the mapping technique. This permits any given pin to remain unconnected from the output of any of the pin selectable peripherals.




TABLE 11-2: OUTPUT SELECTION FOR REMAPPABLE PIN (RPn)

Function	RPnR<4:0>	Output Name		
NULL	00000	RPn tied to default port pin		
C1OUT	00001	RPn tied to Comparator1 Output		
C2OUT	00010	RPn tied to Comparator2 Output		
U1TX	00011	RPn tied to UART1 Transmit		
U1RTS	00100	RPn tied to UART1 Ready To Send		
U2TX	00101	RPn tied to UART2 Transmit		
U2RTS	00110	RPn tied to UART2 Ready To Send		
SDO1	00111	RPn tied to SPI1 Data Output		
SCK1	01000	RPn tied to SPI1 Clock Output		
SS1	01001	RPn tied to SPI1 Slave Select Output		
SDO2	01010	RPn tied to SPI2 Data Output		
SCK2	01011	RPn tied to SPI2 Clock Output		
SS2	01100	RPn tied to SPI2 Slave Select Output		
C1TX	10000	RPn tied to ECAN1 Transmit		
OC1	10010	RPn tied to Output Compare 1		
OC2	10011	RPn tied to Output Compare 2		
OC3	10100	RPn tied to Output Compare 3		
OC4	10101	RPn tied to Output Compare 4		
UPDN1	11010	RPn tied to QEI1 direction (UPDN) status		
UPDN2	11011	RPn tied to QEI2 direction (UPDN) status		

© 2009 Microchip Technology Inc.

查询&spiccontromuno400前時 CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. dsPIC33F devices include three features to prevent alterations to the peripheral map:

- Control register lock sequence
- · Continuous state monitoring
- Configuration bit pin select lock

11.6.3.1 Control Register Lock

Under normal operation, writes to the RPINRx and RPORx registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK bit (OSCCON<6>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.

To set or clear IOLOCK, a specific command sequence must be executed:

- 1. Write 0x46 to OSCCON<7:0>.
- 2. Write 0x57 to OSCCON<7:0>.
- 3. Clear (or set) IOLOCK as a single operation.

Note:	MPLAB [®] C30 provides built-in C language functions for unlocking the OSCCON register:
	builtin_write_OSCCONL(value) builtin_write_OSCCONH(value) See MPLAB IDE Help for more information.

Unlike the similar sequence with the oscillator's LOCK bit, IOLOCK remains in one state until changed. This allows all of the peripheral pin selects to be configured with a single unlock sequence followed by an update to all control registers, then locked with a second lock sequence.

11.6.3.2 Continuous State Monitoring

In addition to being protected from direct writes, the contents of the RPINRx and RPORx registers are constantly monitored in hardware by shadow registers. If an unexpected change in any of the registers occurs (such as cell disturbances caused by ESD or other external events), a configuration mismatch Reset is triggered.

11.6.3.3 Configuration Bit Pin Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPINRx and RPORx registers. The IOL1WAY (FOSC<IOL1WAY>) configuration bit blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure does not execute, and the peripheral pin select control registers cannot be written to. The only way to clear the bit and re-enable peripheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session. Programming IOL1WAY allows user applications unlimited access (with the proper use of the unlock sequence) to the peripheral pin select registers.

查询UsPIC Periphenal Bin Selest Registers

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 family of devices implement 33 registers for remappable peripheral configuration:

- 20 Input Remappable Peripheral Registers:
 - RPINR0-RPINR1, RPINR3-RPINR4, RPINR7, RPINR10-RPINR21, PRINR23, and PRINR26
- 13 Output Remappable Peripheral Registers:
 - RPOR0-RPOR12

Note:	Inpu	Input and Output Register values can only					
	be	changed	if	the	IOI	OCK	bit
	(OS	CCON<6>)	is	set	to	'0'.	See
	Section 11.6.3.1 "Control Register						
	Locl	k" for a spec	cific	comm	and	seque	nce.

REGISTER 11-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			INT1R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	INT1R<4:0>: Assign External Interrupt 1 (INTR1) to the corresponding RPn pin
	11111 = Input tied to Vss 11001 = Input tied to RP25
	•
	•
	•
	00001 = Input tied to RP1 00000 = Input tied to RP0
bit 7-0	Unimplemented: Read as '0'

© 2009 Microchip Technology Inc.

在EGISTER 34E2:12 RPINR 供应度 PHERAL PIN SELECT INPUT REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	_	_	—	—		_
bit 15				-			bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	INTR2R<4:0>				
bit 7		·			bit 0		
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown

bit 15-5 Unimplemented: Read as '0'

bit 4-0 INTR2R<4:0>: Assign External Interrupt 2 (INTR2) to the corresponding RPn pin

	•
11111 =	Input tied to Vss
11001 =	Input tied to RP25
•	

- •
- •

00001 = Input tied to RP1 00000 = Input tied to RP0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
_	_	_			T3CKR<4:0	>					
- - T3CKR<4:0> it 15 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 - - - T2CKR<4:0> T2CKR<4:0> it 7 - - T2CKR<4:0> T2CKR<4:0> egend: - - T2CKR<4:0> T2CKR<4:0> it 7 - - - T2CKR<4:0> it 7 - - - T2CKR<4:0> it 7 - - - - it 7 - - - - it 7 - - - - it 12-8 T3CKR - - - it 12-8 T3CKR - - - it 12-8 T3CKR - - - . - - - - - . - - - - - . - - - - - - . - - - - - - <			bit 8								
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
—	—	—									
bit 7							bit C				
Legend:											
-	ole bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'					
-n = Value at POR		'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown				
	•										
	•	•									
		00001 = Input tied to RP1 00000 = Input tied to RP0									
bit 7-5	•	ented: Read as	0'								
bit 4-0	•			ock (T2CK) to t	he correspond	ling RPn pin					
	11111 = In p	T2CKR<4:0>: Assign Timer2 External Clock (T2CK) to the corresponding RPn pin 11111 = Input tied to Vss 11001 = Input tied to RP25									
	•										
	•										

查询REGISTER 1123MC RPINR 2: 唐ERIPHERAL PIN SELECT INPUT REGISTER 3

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
		_			T5CKR<4:0	>					
bit 15							bit 8				
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
_		_			T4CKR<4:0	>					
bit 7							bit C				
Legend:											
R = Readab	R = Readable bit W = Writable bit		e bit	U = Unimplemented bit, read as '0'							
-n = Value a	t POR	'1' = Bit is se	et	'0' = Bit is cleared		x = Bit is unkr	nown				
		ut tied to Vss ut tied to RP25	5								
		00001 = Input tied to RP1 00000 = Input tied to RP0									
bit 7-5	Unimpleme	nted: Read as	·0'								
bit 4-0	11111 = Inp	Assign Time ut tied to Vss ut tied to RP25		ock (T4CK) to t	he correspond	ing RPn pin					

杰海卡PIC23FI129WC804/世亡亲

00001 = Input tied to RP1 00000 = Input tied to RP0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
_	_	_			IC2R<4:0>						
oit 15							bit				
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
_					IC1R<4:0>						
bit 7							bit (
Legend:	la hit	\\/ = \\/ritabla	hit		monted bit rec	vd ee '0'					
R = Readab		W = Writable		U = Unimplemented bit, rea							
-n = Value a	IT POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkr	nown				
bit 15-13	Unimplome	ented: Read as	· • '								
	-										
bit 12-8	IC2R<4:0>: Assign Input Capture 2 (IC2) to the corresponding RPn pin 11111 = Input tied to Vss										
	11001 = Input tied to RP25										
	•										
	•										
	•	•									
		00001 = Input tied to RP1 00000 = Input tied to RP0									
	•		(- 1								
bit 7-5	-	ented: Read as									
bit 4-0		Assign Input C	apture 1 (IC1)	to the correspo	onding RPn pir	ו					
		11111 = Input tied to Vss									
	11001 = In	put tied to RP2	ο.								
	•										
	•										
	•										
		out tied to RP1									
	00000 = Inp	out tied to RP0									

查询REGISTER 加25MC RPINR文 产ERIPHERAL PIN SELECT INPUT REGISTER 7

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	_			IC8R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—	—			IC7R<4:0>		
bit 7							bit C
Legend:							
R = Readable bit W = Writable bit				U = Unimple	mented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cleared		x = Bit is unki	nown
		put tied to RP25 put tied to RP1					
		put tied to RP0					
bit 7-5	-	ented: Read as					
bit 4-0	11111 = In	: Assign Input Ca put tied to Vss put tied to RP25		to the corresp	onding pin RPn	pin	

查询REGISTER 加28//CREIMRID PERIPHERAL PIN SELECT INPUT REGISTER 11

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	_	—	—	—	—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
—	_	—	OCFAR<4:0>					
bit 7		·					bit 0	
Legend:								
R = Readable I	pit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknow			nown		

bit 15-5 Unimplemented: Read as '0'

00000 = Input tied to RP0

REGISTER 11-8: RPINR12: PERIPHERAL PIN SELECT INPUT REGISTER 12

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
0-0	0-0	0-0	0-0	0-0	0-0	0-0	0-0		
_	—		—	—	—		—		
bit 15							bit 8		
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
_	—	—	FLTA1R<4:0>						
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at	-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unknown			
bit 15-5	Unimplemen	ted: Read as 'o	כ'						
bit 4-0	FLTA1R<4:0>: Assign PWM1 Fault (FLTA1) to the corresponding RPn pin								

bit 4-0 FLTA1R<4:0>: Assign PWM1 Fault (FLTA1) to the corresponding RPn pin 11111 = Input tied to Vss 11001 = Input tied to RP25 • • 00001 = Input tied to RP1 00000 = Input tied to RP0

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			FLTA2R<4:0>		
bit 7	•	•					bit 0
Legend:							
R = Readable I	bit	W = Writable	oit	U = Unimplemented bit, read as '0'			
-n = Value at P	OR	'1' = Bit is set	"' '0' = Bit is cleared x = Bit is unknown				

bit 15-5 Unimplemented: Read as '0'

bit 4-0 FLTA2R<4:0>: Assign PWM2 Fault (FLTA2) to the corresponding RPn pin

11111 = Input tied to V	SS
11001 = Input tied to R	P25

- •
- .

00001 = Input tied to RP1 00000 = Input tied to RP0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
_	_				QEB1R<4:0)>					
pit 15							bit				
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
_	_		— QEA1R<4:0>								
bit 7							bit (
Legend:											
R = Readable bit W = Writable bit				U = Unimpler	mented bit, rea	ad as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
	11001 = Input tied to RP25 •										
	• 00001 = Input tied to RP1										
	00000 = Input tied to RP0										
bit 7-5	-	ented: Read as '	o'								
bit 4-0	-			responding pin							
	QEA1R<4:0>: Assign A(QEA1) to the corresponding pin 11111 = Input tied to Vss										
	11001 = Input tied to RP25										
	•										
	•										
	•										
		out tied to RP1 out tied to RP0									

查询REGISTER 11/2000 农时版 在这个目的 SELECT INPUT REGISTERS 14

在这的TER34E112 RPINE 使直到PHERAL PIN SELECT INPUT REGISTER 15

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
—	—	—			INDX1R<4:0>			
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				

bit 15-5 Unimplemented: Read as '0'

bit 4-0 INDX1R<4:0>: Assign QEI1 INDEX (INDX1) to the corresponding RPn pin

11111 = Input tied to Vss	
11001 = Input tied to RP25	

- •
- -

00001 = Input tied to RP1 00000 = Input tied to RP0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
_	_	_			QEB2R<4:0	>				
bit 15							bit			
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
_	—	—			QEA2R<4:0	>				
bit 7							bit			
Legend:										
R = Readable bit W = Writable bit			bit	U = Unimplen	nented bit, rea	ad as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
	<pre>11111 = Input tied to Vss 11001 = Input tied to RP25 .</pre>									
	•									
	00001 = Input tied to RP1									
	•	out tied to RP0								
bit 7-5	•	ented: Read as '								
bit 4-0		D>: Assign A(QE)	A2) to the cori	responding pin						
	11111 = Input tied to Vss 11001 = Input tied to RP25									
	11001 = Ing	out tied to RP25								
	11001 = Inp •	out tied to RP25								
	-	out tied to RP25								
	-	out tied to RP25								

查询REGISTER 11212121218 RPH MR 16音PERIPHERAL PIN SELECT INPUT REGISTERS 16

在ECISTER 34年13:2 代PINE 其 DER IPHERAL PIN SELECT INPUT REGISTER 17

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—	_	—	—		—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			INDX2R<4:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	l as '0'	
-n = Value at P	OR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown				

bit 15-5 Unimplemented: Read as '0'

bit 4-0 INDX2R<4:0>: Assign QEI2 INDEX (INDX2) to the corresponding RPn pin

11111 = Input tied to Vss
11001 = Input tied to RP25

- •
- .

00001 = Input tied to RP1 00000 = Input tied to RP0

	—			U1CTSR<4:0)>	
						bit
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			10001	U1RXR<4:0		10001
				011011110	-	bit
pit	W = Writable	bit	U = Unimplen	nented bit, rea	id as '0'	
OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
•						
•						
•						
00001 = Inp	ut tied to RP1					
00000 = Inp	ut tied to RP0					
Unimpleme	nted: Read as '	כ'				
U1RXR<4:0	>: Assign UART	1 Receive (U	1RX) to the cor	responding R	Pn pin	
11001 = Inp	ut tied to RP25					
•						
•						
•	ut tied to RP1					
	U1CTSR<4: 11111 = Inp 11001 = Inp 00001 = Inp 00000 = Inp Unimpleme U1RXR<4:0 11111 = Inp 11001 = Inp	Unimplemented: Read as ' U1CTSR<4:0>: Assign UAR 1111 = Input tied to Vss 11001 = Input tied to RP25 00001 = Input tied to RP1 00000 = Input tied to RP0 Unimplemented: Read as ' U1RXR<4:0>: Assign UART 11111 = Input tied to Vss 11001 = Input tied to RP25	Unimplemented: Read as '0' U1CTSR<4:0>: Assign UART1 Clear to S 11111 = Input tied to Vss 11001 = Input tied to RP25 00001 = Input tied to RP1 00000 = Input tied to RP0 Unimplemented: Read as '0' U1RXR<4:0>: Assign UART1 Receive (U 11111 = Input tied to Vss 11001 = Input tied to RP25	Unimplemented: Read as '0' U1CTSR<4:0>: Assign UART1 Clear to Send (U1CTS) to 11111 = Input tied to Vss 11001 = Input tied to RP25 00001 = Input tied to RP1 00000 = Input tied to RP0 Unimplemented: Read as '0' U1RXR<4:0>: Assign UART1 Receive (U1RX) to the cor 11111 = Input tied to RP25	bit W = Writable bit U = Unimplemented bit, rea OR '1' = Bit is set '0' = Bit is cleared Unimplemented: Read as '0' U1CTSR<4:0>: Assign UART1 Clear to Send (U1CTS) to the correspondence 11111 = Input tied to Vss 11001 = Input tied to RP25 • • • • • • • • • • • • •	Dit W = Writable bit U = Unimplemented bit, read as '0' OR '1' = Bit is set '0' = Bit is cleared x = Bit is unkr Unimplemented: Read as '0' UICTSR<4:0>: Assign UART1 Clear to Send (UICTS) to the corresponding RPn pin 11111 = Input tied to Vss 11001 = Input tied to RP25 • • • • 00001 = Input tied to RP1 00000 = Input tied to RP0 Unimplemented: Read as '0' U1RXR<4:0>: Assign UART1 Receive (U1RX) to the corresponding RPn pin 1111 = Input tied to Vss 11001 = Input tied to RP25

查询我EGISTER 11-14-19410 家户体在家园PERIPHERAL PIN SELECT INPUT REGISTER 18

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	_				U2CTSR<4:0	>	
bit 15		•	•				bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	_				U2RXR<4:0	>	
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			
	11111 = Inpu 11001 = Inpu •	it tied to Vss It tied to RP25					
	• 00001 = Inpu 00000 = Inpu						
bit 7-5	Unimplemen	ted: Read as '	0'				
bit 4-0	11111 = I npu	: Assign UART It tied to Vss It tied to RP25	2 Receive (U	2RX) to the cor	responding RI	^o n pin	
	•						

00001 = Input tied to RP1 00000 = Input tied to RP0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
		—			SCK1R<4:0	>	
bit 15							bit
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	_	_			SDI1R<4:0	>	
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unknown	
	• •						
		put tied to RP1					
bit 7-5		put tied to RP0 ented: Read as	· • '				
bit 4-0	-	>: Assign SPI1 I		DI1) to the corro	eponding PDr	nin	
bit 4 -0	11111 = In	put tied to Vss put tied to RP25			sponding f(r i	i pin	
	•	-					
	•						
	•						
		put tied to RP1 put tied to RP0					

在ECISTER 34年17:2 张PINR2来应ERIPHERAL PIN SELECT INPUT REGISTER 21

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	—	_	—	—	_	—
bit 15				-			bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			SS1R<4:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	e bit U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set	t '0' = Bit is cleared x = Bit is unknown				

bit 15-5 Unimplemented: Read as '0'

bit 4-0 SS1R<4:0>: Assign SPI1 Slave Select Input (SS1) to the corresponding RPn pin

11111	= Input tied to Vss
11001	= Input tied to RP25
•	

•

00001 = Input tied to RP1 00000 = Input tied to RP0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
_	_	_			SCK2R<4:0	>			
oit 15							bit 8		
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
—	—	—			SDI2R<4:0>				
oit 7							bit C		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown		
bit 12-8	11111 = Inp i		Clock Input (S	CK2) to the co	rresponding R	Pn pin			
		ut tied to VSS							
	•								
	•								
	•								
		ut tied to RP1							
bit 7 5	00000 = Inp i	ut tied to RP0	o'						
	00000 = Inpu Unimplemen	ut tied to RP0 Ited: Read as '		12) to the corre	anonding PDn	nin			
	00000 = Inpr Unimplemer SDI2R<4:0>	ut tied to RP0 I ted: Read as ' Assign SPI2 D		I2) to the corre	sponding RPn	pin			
	00000 = Inpu Unimplemen SDI2R<4:0> 11111 = Inpu	ut tied to RP0 Ited: Read as ' Assign SPI2 D ut tied to Vss		I2) to the corre	sponding RPn	pin			
	00000 = Inpu Unimplemen SDI2R<4:0> 11111 = Inpu	ut tied to RP0 I ted: Read as ' Assign SPI2 D		I2) to the corre	sponding RPn	pin			
	00000 = Inpu Unimplemen SDI2R<4:0> 11111 = Inpu	ut tied to RP0 Ited: Read as ' Assign SPI2 D ut tied to Vss		I2) to the corre	sponding RPn	pin			
bit 7-5 bit 4-0	00000 = Inpu Unimplemen SDI2R<4:0> 11111 = Inpu	ut tied to RP0 Ited: Read as ' Assign SPI2 D ut tied to Vss		I2) to the corre	sponding RPn	pin			

查询REGISTER 1112181C8RPIMR22音PERIPHERAL PIN SELECT INPUT REGISTER 22

囊酸修TER34E19:200 PAR 25 座頭IPHERAL PIN SELECT INPUT REGISTER 23
REGISTER 41-19:20 RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_		—			SS2R<4:0>		
bit 7	•						bit 0
Legend:							
R = Readable	bit	W = Writable I	bit U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set	"' "' "' "' "' "' '' '' '' '' '' '' '' '				

bit 15-5 Unimplemented: Read as '0'

bit 4-0 SS2R<4:0>: Assign SPI2 Slave Select Input (SS2) to the corresponding RPn pin 11111 = Input tied to Vss 11001 = Input tied to RP25 •

> • • 00001 = Input tied to RP1

00000 = Input tied to RP0

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—	_	—	—	_	—		
bit 15							bit 8		
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
—	—	—			C1RXR<4:0>				
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown				
	-OR								
	OR								
bit 15-5		ted: Read as '				<u></u>			
	Unimplemen	ted: Read as '	0'		responding RPr				
bit 15-5	Unimplemen	ted: Read as ' : Assign ECAN	0'						
bit 15-5	Unimplemen C1RXR<4:0> 11111 = Inpu	ted: Read as ' : Assign ECAN	0'						
bit 15-5	Unimplemen C1RXR<4:0> 11111 = Inpu	ted: Read as ' : Assign ECAN t tied to Vss	0'						
bit 15-5	Unimplemen C1RXR<4:0> 11111 = Inpu 11001 = Inpu	ted: Read as ' : Assign ECAN t tied to Vss	0'						
bit 15-5	Unimplemen C1RXR<4:0> 11111 = Inpu 11001 = Inpu	ted: Read as ' : Assign ECAN t tied to Vss	0'						

REGISTER 11-20: RPINR26: PERIPHERAL PIN SELECT INPUT REGISTER 26⁽¹⁾

Note 1: This register is disabled on devices without ECAN[™] modules.

00000 = Input tied to RP0

查询REGISTER 11/2211C RECTOR DE RIPHERAL PIN SELECT OUTPUT REGISTERS 0

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	—	RP1R<4:0>					
bit 15							bit 8	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	—			RP0R<4:0>			
bit 7							bit 0	
Legend:								
R = Readable	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set	et '0' = Bit is cleared x = Bit is unknown			nown		

bit 15-13	Unimplemented: Read as '0'
-----------	----------------------------

bit 12-8 **RP1R<4:0>:** Peripheral Output Function is Assigned to RP1 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP0R<4:0>:** Peripheral Output Function is Assigned to RP0 Output Pin bits (see Table 11-2 for peripheral function numbers)

REGISTER 11-22: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTERS 1

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP3R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP2R<4:0>		
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP3R<4:0>:** Peripheral Output Function is Assigned to RP3 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP2R<4:0>:** Peripheral Output Function is Assigned to RP2 Output Pin bits (see Table 11-2 for peripheral function numbers)

© 2009 Microchip Technology Inc.

在词dsPIC33F11-28/C804件应存 HERAL PIN SELECT OUTPUT REGISTERS 2

bit 15-13		nted: Read as '	_,'					
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unkno			nown		
R = Readable	bit	W = Writable	bit	it U = Unimplemented bit, read as '0'				
Legend:								
bit 7	•						bit 0	
—	—	—			RP4R<4:0>			
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
DIL 15							Dit d	
bit 15							bit 8	
					RP5R<4:0>	•		
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	

bit 12-8	RP5R<4:0>: Peripheral Output Function is Assigned to RP5 Output Pin bits (see Table 11-2 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'

bit 4-0 **RP4R<4:0>:** Peripheral Output Function is Assigned to RP4 Output Pin bits (see Table 11-2 for peripheral function numbers)

REGISTER 11-24: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTERS 3

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP7R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP6R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP7R<4:0>:** Peripheral Output Function is Assigned to RP7 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP6R<4:0>:** Peripheral Output Function is Assigned to RP6 Output Pin bits (see Table 11-2 for peripheral function numbers)

查询REGISTER 11/2251C RPOR 在 产 RIPHERAL PIN SELECT OUTPUT REGISTERS 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	_			RP9R<4:0>			
						bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	RP8R<4:0>					
						bit 0	
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknow			iown	
			— — — U-0 U-0 R/W-0 — — — bit W = Writable bit	— — — U-0 U-0 R/W-0 — — — bit W = Writable bit U = Unimpler	— — RP9R<4:0> U-0 U-0 R/W-0 R/W-0 — — RP8R<4:0> Dit W = Writable bit U = Unimplemented bit, read	— — RP9R<4:0> U-0 U-0 R/W-0 R/W-0 R/W-0 — — RP8R<4:0> RP8R<4:0>	

bit 12-8 **RP9R<4:0>:** Peripheral Output Function is Assigned to RP9 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP8R<4:0>:** Peripheral Output Function is Assigned to RP8 Output Pin bits (see Table 11-2 for peripheral function numbers)

REGISTER 11-26: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTERS 5

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP11R<4:0>				
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP10R<4:0>		
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP11R<4:0>:** Peripheral Output Function is Assigned to RP11 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP10R<4:0>:** Peripheral Output Function is Assigned to RP10 Output Pin bits (see Table 11-2 for peripheral function numbers)

© 2009 Microchip Technology Inc.

在词dsPIC33FI128MC804件应存 HERAL PIN SELECT OUTPUT REGISTERS 6

bit 15-13	-	nted: Read as 'o						
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is		x = Bit is unkr	nown		
R = Readable	bit	W = Writable I	oit	U = Unimplemented bit, read as '0'				
Legend:								
							bit c	
bit 7							bit C	
_		_	RP12R<4:0>					
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
51115							Dit C	
bit 15							bit 8	
_		_			RP13R<4:0	>		
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	

bit 12-8	RP13R<4:0>: Peripheral Output Function is Assigned to RP13 Output Pin bits (see Table 11-2 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'

bit 4-0 **RP12R<4:0>:** Peripheral Output Function is Assigned to RP12 Output Pin bits (see Table 11-2 for peripheral function numbers)

REGISTER 11-28: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTERS 7

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP15R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP14R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP15R<4:0>:** Peripheral Output Function is Assigned to RP15 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP14R<4:0>:** Peripheral Output Function is Assigned to RP14 Output Pin bits (see Table 11-2 for peripheral function numbers)

查询REGISTER 11/22910 农户OR82 产ERIPHERAL PIN SELECT OUTPUT REGISTERS 8⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—			RP17R<4:0	>	
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—	RP16R<4:0>				
bit 7		·					bit (
Legend:							
R = Readable b	oit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	

bit 15-13	Unimplemented: Read as '0'
bit 12-8	RP17R<4:0>: Peripheral Output Function is Assigned to RP17 Output Pin bits (see Table 11-2 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'
bit 4-0	RP16R<4:0>: Peripheral Output Function is Assigned to RP16 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

REGISTER 11-30: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTERS 9⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	_			RP19R<4:0	>	
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—		—	RP18R<4:0>				
bit 7							bit 0
Legend:							
R = Readable bit W = Writable b		bit	it U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is s		'1' = Bit is set		'0' = Bit is cleared x = Bit is unknow			nown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP19R<4:0>:** Peripheral Output Function is Assigned to RP19 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP18R<4:0>:** Peripheral Output Function is Assigned to RP18 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

ARCONSTER 34-31-2000 105 PERIPHERAL PIN SELECT OUTPUT REGISTERS 10(1)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	—			RP21R<4:0	>		
bit 15							bit 8	
								
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	_	—			RP20R<4:0	>		
bit 7							bit 0	
Legend:								
R = Readable I	bit	W = Writable I	oit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared		x = Bit is unknown			
bit 15-13	Unimplemer	nted: Read as 'd)'					

bit 12-8	RP21R<4:0>: Peripheral Output Function is Assigned to RP21 Output Pin bits (see Table 11-2 for
	peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'

bit 4-0 **RP20R<4:0>:** Peripheral Output Function is Assigned to RP20 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

REGISTER 11-32: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTERS 11⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	—	—			RP23R<4:0	>		
bit 15		·					bit 8	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	—	—			RP22R<4:0	>		
bit 7							bit 0	
Legend:								
R = Readab	ole bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown	
bit 15-13	Unimplemen	ted: Read as '	0'					
bit 12-8		: Peripheral Ounction numbers	•	n is Assigned to	RP23 Output	Pin bits (see Tal	ole 11-2 for	
bit 7-5	Unimplemented: Read as '0'							
bit 1-0	PP22P<4:0>: Parinharal Output Eurotian is Assigned to PP22 Output Din hits (see Table 11.2 for							

bit 4-0 **RP22R<4:0>:** Peripheral Output Function is Assigned to RP22 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

查询REGISTER 加23310 农中OR12产 ERIPHERAL PIN SELECT OUTPUT REGISTERS 12⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	_	—	RP25R<4:0>						
bit 15							bit 8		
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—	—			RP24R<4:0	>			
bit 7							bit 0		
Legend:									
R = Readable I	oit	W = Writable I	oit	U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unknown				
bit 15-13	Unimpleme	nted: Read as 'd)'						

bit 12-8 **RP25R<4:0>:** Peripheral Output Function is Assigned to RP25 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP24R<4:0>:** Peripheral Output Function is Assigned to RP24 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

查句ESPIC33FJ128MC804供应商

查询**12.0**IC37IMER1/IC804供应商

- Note 1: This data sheet summarizes the features of dsPIC33FJ32MC302/304 the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 11. Timers" (DS70205) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer1 module is a 16-bit timer, which can serve as the time counter for the real-time clock, or operate as a free-running interval timer/counter.

The Timer1 module has the following unique features over other timers:

- Can be operated from the low power 32 kHz crystal oscillator available on the device
- Can be operated in Asynchronous Counter mode from an external clock source.
- The external clock input (T1CK) can optionally be synchronized to the internal device clock and the clock synchronization is performed after the prescaler.

The unique features of Timer1 allow it to be used for Real Time Clock (RTC) applications. A block diagram of Timer1 is shown in Figure 12-1.

The Timer1 module can operate in one of the following modes:

- Timer mode
- · Gated Timer mode
- Synchronous Counter mode
- Asynchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous and Asynchronous Counter modes, the input clock is derived from the external clock input at the T1CK pin.

The Timer modes are determined by the following bits:


- Timer Clock Source Control bit (TCS): T1CON<1>
- Timer Synchronization Control bit (TSYNC): T1CON<2>
- Timer Gate Control bit (TGATE): T1CON<6>

Timer control bit setting for different operating modes are given in the Table 12-1.

TABLE 12-1: TIMER MODE SETTINGS

Mode	TCS	TGATE	TSYNC
Timer	0	0	х
Gated timer	0	1	х
Synchronous counter	1	x	1
Asynchronous counter	1	x	0

FIGURE 12-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM



R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
TON	—	TSIDL	_	_	—	_	_			
pit 15							bit			
		5444.6				D 111 A				
U-0	R/W-0 TGATE	R/W-0 TCKPS	R/W-0	U-0	R/W-0 TSYNC	R/W-0 TCS	U-0			
 pit 7	IGAIL	TUNES	5~1.0~	_	ISTNC	103	bit			
_egend:										
R = Readable		W = Writable		-	mented bit, read	l as '0'				
n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own			
bit 15	TON: Timer1	On hit								
	1 = Starts 16-									
	0 = Stops 16-									
bit 14	Unimplemen	ted: Read as '	0'							
bit 13	TSIDL: Stop i	n Idle Mode bit								
	1 = Discontinue module operation when device enters Idle mode									
		module operat		de						
bit 12-7	Unimplemen	ted: Read as '	0'							
bit 6	TGATE: Timer1 Gated Time Accumulation Enable bit									
	When T1CS = 1:									
	This bit is ignored.									
	When T1CS = 0: 1 = Gated time accumulation enabled									
	0 = Gated time accumulation disabled									
bit 5-4	TCKPS<1:0> Timer1 Input Clock Prescale Select bits									
-	11 = 1:256									
	10 = 1.64									
	01 = 1:8									
	00 = 1:1									
oit 3	-	ted: Read as '								
bit 2	TSYNC: Timer1 External Clock Input Synchronization Select bit									
	<u>When TCS = 1:</u>									
	 Synchronize external clock input Do not synchronize external clock input 									
	When TCS =			at						
	This bit is igno									
	TCS: Timer1 Clock Source Select bit									
bit 1										
oit 1		clock from pin 1	1CK (on the	rising edge)						

查查了多世界32-J-1284CON件mer 1 CONTROL REGISTER

查询**& O**IC3**UMER2/3**8AND页的ER4/5 FEATURE

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 familv of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 11. Timers" (DS70205) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Timer2 and Timer4 are Type B timers with the following specific features:

- A Type B timer can be concatenated with a Type C timer to form a 32-bit timer
- The external clock input (TxCK) is always synchronized to the internal device clock and the clock synchronization is performed after the prescaler.


A block diagram of the Type B timer is shown in Figure 13-1.

Timer3 and Timer5 are Type C timers with the following specific features:


- A Type C timer can be concatenated with a Type B timer to form a 32-bit timer
- At least one Type C timer has the ability to trigger an A/D conversion.
- The external clock input (TxCK) is always synchronized to the internal device clock and the clock synchronization is performed before the prescaler

A block diagram of the Type C timer is shown in Figure 13-2.

FIGURE 13-1: TYPE B TIMER BLOCK DIAGRAM (x = 2 or 4)







查前形的图7/33月 印刷网络印刷树属高子 an operate in one of the following modes:

- Timer mode
- · Gated Timer mode
- Synchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous Counter mode, the input clock is derived from the external clock input at TxCK pin.

The timer modes are determined by the following bits:

- TCS (TxCON<1>): Timer Clock Source Control bit
- TGATE (TxCON<6>): Timer Gate Control bit

Timer control bit settings for different operating modes are given in the Table 13-1.

TABLE 13-1:	TIMER MODE SETTINGS
-------------	---------------------

Mode	TCS	TGATE
Timer	0	0
Gated timer	0	1
Synchronous coun- ter	1	х

13.1 16-bit Operation

To configure any of the timers for individual 16-bit operation:

- 1. Clear the T32 bit corresponding to that timer.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.

Note:	Only Timer2 and Timer3 can trigger a	l
	DMA data transfer.	

13.2 32-bit Operation

A 32-bit timer module can be formed by combining a Type B and a Type C 16-bit timer module. For 32-bit timer operation, the T32 control bit in the Type B Timer Control (TxCON<3>) register must be set. The Type C timer holds the most significant word (msw) and the Type B timer holds the least significant word (lsw) for 32-bit operation.

When configured for 32-bit operation, only the Type B Timer Control (TxCON) register bits are required for setup and control. Type C timer control register bits are ignored (except TSIDL bit).

For interrupt control, the combined 32-bit timer uses the interrupt enable, interrupt flag and interrupt priority control bits of the Type C timer. The interrupt control and status bits for the Type B timer are ignored during 32-bit timer operation.

The Type B and Type C timers that can be combined to form a 32-bit timer are listed in Table 13-2.

TABLE 13-2: 32-BIT TIMER

TYPE B Timer (Isw)	TYPE C Timer (msw)
Timer2	Timer3
Timer4	Timer5

A block diagram representation of the 32-bit timer module is shown in Figure 13-3. The 32-timer module can operate in one of the following modes:


- Timer mode
- · Gated Timer mode
- · Synchronous Counter mode

To configure the features of Timer2/3 or Timer4/5 for 32-bit operation:

- 1. Set the T32 control bit.
- 2. Select the prescaler ratio for Timer2 or Timer4 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- 4. Load the timer period value. PR3 or PR5 contains the most significant word of the value, while PR2 or PR4 contains the least significant word.
- If interrupts are required, set the interrupt enable bits, T3IE or T5IE. Use the priority bits, T3IP<2:0> or T5IP<2:0> to set the interrupt priority. While Timer2 or Timer4 controls the timer, the interrupt appears as a Timer3 or Timer5 interrupt.
- 6. Set the corresponding TON bit.

The timer value at any point is stored in the register pair, TMR3:TMR2 or TMR5:TMR4, which always contains the most significant word of the count, while TMR2 or TMR4 contains the least significant word.

查询**闭GURE 13-3:**28MC 824 段灯 示 搁 ER BLOCK DIAGRAM



R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0					
TON	_	TSIDL	_	—	_	—	_					
oit 15				1			bit					
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0					
	TGATE	TCKPS	S<1:0>	T32		TCS						
bit 7							bit					
Legend:												
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'						
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkne	own					
bit 15	TON: Timerx	On bit										
		1 (in 32-bit Tim										
		bit TMRx:TMR	• •									
			• •									
		When T32 = 0 (in 16-bit Timer mode): 1 = Starts 16-bit timer										
	0 = Stops 16-	bit timer										
bit 14	Unimplemen	ted: Read as '	0'									
bit 13	TSIDL: Stop in Idle Mode bit											
	 1 = Discontinue timer operation when device enters Idle mode 0 = Continue timer operation in Idle mode 											
bit 12-7		-		;								
bit 6	Unimplemented: Read as '0' TGATE: Timerx Gated Time Accumulation Enable bit											
	When $TCS = 1$:											
	This bit is ignored.											
	When TCS = 0 :											
	 1 = Gated time accumulation enabled 0 = Gated time accumulation disabled 											
				la Calact hita								
bit 5-4	TCKPS<1:0>: Timerx Input Clock Prescale Select bits											
	11 = 1:256 prescale value 10 = 1:64 prescale value											
		01 = 1:8 prescale value										
	00 = 1:1 prescale value											
bit 3	T32: 32-bit Timerx Mode Select bit											
		d TMRy form a d TMRy form s		t timer								
bit 2		ted: Read as '										
bit 1	TCS: Timerx	Clock Source S	Select bit									
	1 = External	clock from TxC	K pin									
	0 = Internal c	lock (Fosc/2)										

查诺尔斯尼尔斯尼尔和爱尔斯斯萨 CONTROL REGISTER (x = 2 or 4)

查询REGISTER J1322MC8的 CONTROL REGISTER (y =	3 or 5)
	5 51 57

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
TON ⁽²⁾		TSIDL ⁽¹⁾	—			_	—				
bit 15							bit 8				
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0				
	TGATE ⁽²⁾	TCKPS<	<1:0> ⁽²⁾	—	_	TCS ⁽²⁾	_				
bit 7							bit				
Legend:											
R = Readat	ole bit	W = Writable I	oit	U = Unimpler	mented bit, rea	d as '0'					
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkno	own				
		. 2.1.0 001									
bit 15	TON: Timery	On bit ⁽²⁾									
	1 = Starts 16-I										
	•	0 = Stops 16-bit Timerx									
bit 14	-	ted: Read as 'o									
bit 13		TSIDL: Stop in Idle Mode bit ⁽¹⁾									
	 1 = Discontinue timer operation when device enters Idle mode 0 = Continue timer operation in Idle mode 										
h:1 40 7				<u>,</u>							
bit 12-7	-	ted: Read as '									
bit 6		TGATE: Timerx Gated Time Accumulation Enable bit ⁽²⁾									
	When TCS = 1: This bit is ignored.										
	When $TCS = 0$:										
	1 = Gated time accumulation enabled										
	0 = Gated time	e accumulation	disabled								
bit 5-4	TCKPS<1:0>	: Timerx Input	Clock Presca	ale Select bits ⁽²⁾)						
	11 = 1:256 prescale value										
	10 = 1:64 prescale value										
	01 = 1:8 prescale value 00 = 1:1 prescale value										
bit 3-2		ted: Read as 'o)'								
bit 1	•	Clock Source S									
		lock from TxCl									
	0 = Internal cl		•								
bit 0	Unimplement										

- **Note 1:** When 32-bit timer operation is enabled (T32 = 1) in the Timer Control (TxCON<3>) register, the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.
 - 2: When the 32-bit timer operation is enabled (T32 = 1) in the Timer Control (TxCON<3>) register, these bits have no effect.

查句ESPIC33FJ128MC804供应商

查询化。OICINPUTSQAPT以及后

- Note 1: This data sheet summarizes the features dsPIC33FJ32MC302/304 of the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 12. Input Capture" (DS70198) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Input Capture module is useful in applications that requires frequency (period) and pulse measurement. The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices support up to four input capture channels.

The input capture module captures the 16-bit value of the selected Time Base register when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:

- 1. Simple Capture Event modes:
 - Capture timer value on every falling edge of input at ICx pin
 - Capture timer value on every rising edge of input at ICx pin
- 2. Capture timer value on every edge (rising and falling)
- 3. Prescaler Capture Event modes:
 - Capture timer value on every 4th rising edge of input at ICx pin
 - Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select one of two 16bit timers (Timer2 or Timer3) for the time base. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- Interrupt on input capture event
- · 4-word FIFO buffer for capture values
 - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Use of input capture to provide additional sources of external interrupts

Note: Only IC1 and IC2 can trigger a DMA data transfer. If DMA data transfers are required, the FIFO buffer size must be set to '1' (ICI<1:0> = 00)

FIGURE 14-1: INPUT CAPTURE BLOCK DIAGRAM ICM<2.0> Prescaler Mode 16th Rising Edge L01 TMR2 TMR3 Prescaler Mode (4th Rising Edge) 100 **ICTMR** Rising Edge Mode To CPU CaptureEvent ICx pin⊠ 011 FIFO CONTROL ∮ Т alling Edge Mode CxBU 010 FIFO Edge Detection ICI<1:0> ICM<2:0> Mode 001 Set Flag ICxIF /N (In IFSx Register) Sleep/Idle 001 Wake-up Mode 111

Note: An 'x' in a signal, register or bit name denotes the number of the capture channel.

#4 dsH pout FG aptures Registers

REGISTER 14-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER (x = 1, 2, 7 or 8)

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	—	ICSIDL	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0
ICTMR	ICI<1:0>		ICOV	ICBNE		ICM<2:0>	
bit 7							bit 0

Legend:	egend: HC = Cleared in Hardware			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14	Unimplemented: Read as '0'
bit 13	ICSIDL: Input Capture Module Stop in Idle Control bit
	 1 = Input capture module halts in CPU Idle mode 0 = Input capture module continues to operate in CPU Idle mode
bit 12-8	Unimplemented: Read as '0'
bit 7	ICTMR: Input Capture Timer Select bits
	 1 = TMR2 contents are captured on capture event 0 = TMR3 contents are captured on capture event
bit 6-5	ICI<1:0>: Select Number of Captures per Interrupt bits
	 11 = Interrupt on every fourth capture event 10 = Interrupt on every third capture event 01 = Interrupt on every second capture event 00 = Interrupt on every capture event
bit 4	ICOV: Input Capture Overflow Status Flag bit (read-only)
	 1 = Input capture overflow occurred 0 = No input capture overflow occurred
bit 3	ICBNE: Input Capture Buffer Empty Status bit (read-only)
	 1 = Input capture buffer is not empty, at least one more capture value can be read 0 = Input capture buffer is empty
bit 2-0	ICM<2:0>: Input Capture Mode Select bits
	 111 = Input capture functions as interrupt pin only when device is in Sleep or Idle mode (Rising edge detect only, all other control bits are not applicable.) 110 = Unused (module disabled)
	101 = Capture mode, every 16th rising edge
	100 = Capture mode, every 4th rising edge
	011 = Capture mode, every rising edge
	010 = Capture mode, every falling edge
	 001 = Capture mode, every edge (rising and falling) (ICI<1:0> bits do not control interrupt generation for this mode.)
	000 = Input capture module turned off

查询15.01C30UTP81C&OMPARE


- Note 1: This data sheet summarizes the features of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 of family devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 13. Output Compare" (DS70209) of the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Output Compare module can select either Timer2 or Timer3 for its time base. The module compares the value of the timer with the value of one or two compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the compare register value. The Output Compare module generates either a single output pulse or a sequence of output pulses, by changing the state of the output pin on the compare match events. The Output Compare module can also generate interrupts on compare match events.

The Output Compare module has multiple operating modes:

- Active-Low One-Shot mode
- Active-High One-Shot mode
- Toggle mode
- · Delayed One-Shot mode
- · Continuous Pulse mode
- PWM mode without fault protection
- · PWM mode with fault protection

FIGURE 15-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM



253 ds POutput Compare Modes


Configure the Output Compare modes by setting the appropriate Output Compare Mode (OCM<2:0>) bits in the Output Compare Control (OCxCON<2:0>) register. Table 15-1 lists the different bit settings for the Output Compare modes. Figure 15-2 illustrates the output compare operation for various modes. The user application must disable the associated timer when writing to the output compare control registers to avoid malfunctions.

TABLE 15-1:	OUTPUT COMPARE MODES
-------------	----------------------

- **Note 1:** Only OC1 and OC2 can trigger a DMA data transfer.
 - 2: See Section 13. "Output Compare" in the "dsPIC33F/PIC24H Family Reference Manual" (DS70209) for OCxR and OCxRS register restrictions.

OCM<2:0>	Mode	OCx Pin Initial State	OCx Interrupt Generation
000	Module Disabled	Controlled by GPIO register	—
001	Active-Low One-Shot	0	OCx Rising edge
010	Active-High One-Shot	1	OCx Falling edge
011	Toggle Mode	Current output is maintained	OCx Rising and Falling edge
100	Delayed One-Shot	0	OCx Falling edge
101	Continuous Pulse mode	0	OCx Falling edge
110	PWM mode without fault protection	0, if OCxR is zero 1, if OCxR is non-zero	No interrupt
111	PWM mode with fault protection	0, if OCxR is zero 1, if OCxR is non-zero	OCFA Falling edge for OC1 to OC4

FIGURE 15-2: OUTPUT COMPARE OPERATION



查询REGISTER 1538MC 创体成 ON OUTPUT COMPARE x CONTROL REGISTER (x = 1, 2, 3 or 4)

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
_	—	OCSIDL	—	—	_	—	_
oit 15							bit 8
	U-0	U-0	DAUG		DAMO		
U-0	0-0	0-0	R-0 HC OCFLT	R/W-0 OCTSEL	R/W-0	R/W-0 OCM<2:0>	R/W-0
 bit 7	—	_	OUFLI	OCISEL		00101<2.0>	bit (
							DILC
Legend:		HC = Cleared	n Hardware	HS = Set in H	lardware		
R = Readable bit W = Writable bit				U = Unimplen	nented bit, rea	ad as '0'	
-n = Value at POR '1' = Bit is set				'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 12-5 bit 4	Unimpleme OCFLT: PW 1 = PWM F 0 = No PWI	Compare x contir ented: Read as 'd /M Fault Conditio ault condition has M Fault condition	, n Status bit occurred (clea has occurred	ared in hardware			
bit 3	OCTSEL: C 1 = Timer3	only used when C Dutput Compare T is the clock sourc is the clock sourc	imer Select bit e for Compare	t x			
bit 2-0		: Output Compare	•				
	111 = PWN 110 = PWN 101 = Initia 100 = Initia 011 = Com 010 = Initia	A mode on OCx, F A mode on OCx, F lize OCx pin low, lize OCx pin low, pare event toggle lize OCx pin high lize OCx pin low,	ault pin enable ault pin disabl generate conti generate single s OCx pin , compare ever	ed ed nuous output pu e output pulse c nt forces OCx p	on OCx pin in low	pin	

000 = Output compare channel is disabled

查句ESPIC33FJ128MC804供应商

查询<mark>6.01CMOTORCONTROL</mark> PWM MODULE

- **Note 1:** This data sheet summarizes the features of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 14. Motor Control PWM" (DS70187) of the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 device supports up to two dedicated Pulse Width Modulation (PWM) modules. The PWM1 module is a 6-channel PWM generator, and the PWM2 module is a 2-channel PWM generator.

The PWM module has the following features:

- Up to 16-bit resolution
- On-the-fly PWM frequency changes
- Edge and Center-Aligned Output modes
- · Single Pulse Generation mode
- Interrupt support for asymmetrical updates in Center-Aligned mode
- Output override control for Electrically Commutative Motor (ECM) operation or Brushless DC (BLDC)
- Special Event Comparator for scheduling other peripheral events
- Fault pins to optionally drive each of the PWM output pins to a defined state
- Duty cycle updates configurable to be immediate or synchronized to the PWM time base

16.1 PWM1: 6-Channel PWM Module

This module simplifies the task of generating multiple synchronized PWM outputs. The following power and motion control applications are supported by the PWM module:

- 3-Phase AC Induction Motor
- Switched Reluctance (SR) Motor
- Brushless DC (BLDC) Motor
- Uninterruptible Power Supply (UPS)

This module contains three duty cycle generators, numbered 1 through 3. The module has six PWM output pins, numbered PWM1H1/PWM1L1 through PWM1H3/PWM1L3. The six I/O pins are grouped into high/low numbered pairs, denoted by the suffix H or L, respectively. For complementary loads, the low PWM pins are always the complement of the corresponding high I/O pin.


16.2 PWM2: 2-Channel PWM Module

This module provides an additional pair of complimentary PWM outputs that can be used for:


- Independent PFC correction in a motor system
- Induction cooking

This module contains a duty cycle generator that provides two PWM outputs, numbered PWM2H1/ PWM2L1.

習(如RF 1638F J1284 CHANNEL 客WM MODULE BLOCK DIAGRAM (PWM1)



dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04



查询时GURE 16-2:28MC 经) GHANNEL PWM MODULE BLOCK DIAGRAM (PWM2)

© 2009 Microchip Technology Inc.

DS70291D-page 211

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
PTEN		PTSIDL	—	—	_	_				
bit 15						bit				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	PTOP	S<3:0>		PTCK	PS<1:0>	PTMO	D<1:0>			
bit 7							bit			
Legend:										
R = Readat	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	PTEN: PWM	1 Time Base Tim	ner Enable bi	t						
		ne base is on								
		ne base is off								
bit 14	-	nted: Read as '								
bit 13		VM Time Base S	•							
		ne base halts in ne base runs in								
bit 12-8	Unimpleme	nted: Read as '	0'							
bit 7-4	PTOPS<3:0	PTOPS<3:0>: PWM Time Base Output Postscale Select bits								
	1111 = 1:16	postscale								
	•									
	•									
	•									
	0001 = 1:2 p 0000 = 1:1 p									
bit 3-2	PTCKPS<1:	0>: PWM Time	Base Input C	lock Prescale S	Select bits					
		ime base input o	-							
		ime base input o		· · · ·	,					
		ime base input o ime base input o		• •	,					
bit 1-0)>: PWM Time E	•	· · ·						
		ime base operat			n Count mode v	vith interrupts for	or double			
		ime base operat	tes in a Conti	nuous Up/Dowr	n Count mode					
	10 = PWM ti 01 = PWM ti		tes in Single	Pulse mode	n Count mode					

TIME BASE CONTROL REGISTER

查询REGISTER 1622MC 新知 RY PWM TIMER COUNT VALUE REGISTER

R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
PTDIR		PTMR<14:8>						
bit 15	·						bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PTM	R<7:0>				
bit 7							bit C	
Legend:								
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'					
-n = Value at P	OR	'1' = Bit is set '0' = Bit is clear		ared	x = Bit is unknown			

bit 15	PTDIR: PWM Time Base Count Direction Status bit (read-only)
	1 = PWM time base is counting down
	0 = PWM time base is counting up
bit 14-0	PTMR <14:0>: PWM Time Base Register Count Value bits

REGISTER 16-3: PxTPER: PWM TIME BASE PERIOD REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	10000	1000 0	10000	PTPER<14:8		1000 0	1000 0
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTPE	R<7:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 Unimplemented: Read as '0'

bit 14-0 **PTPER<14:0>:** PWM Time Base Period Value bits

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
SEVTDIR ⁽¹⁾		SEVTCMP<14:8> ⁽²⁾						
bit 15								
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			SEVTCI	MP<7:0> ⁽²⁾				
bit 7							bit (
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unk		nown			

TER 36-4:120-4:560 MP SEC MP SEC IAL EVENT COMPARE REGISTER

 $\ensuremath{\mathtt{1}}$ = A Special Event Trigger occurs when the PWM time base is counting downward

0 = A Special Event Trigger occurs when the PWM time base is counting upward

bit 14-0 SEVTCMP<14:0>: Special Event Compare Value bits⁽²⁾

Note 1: SEVTDIR is compared with PTDIR (PxTMR<15>) to generate the Special Event Trigger.

2: PxSECMP<14:0> is compared with PxTMR<14:0> to generate the Special Event Trigger.

查询REGISTER 1625MC82WMACCON1: PWM CONTROL REGISTER 1⁽²⁾

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0				
_		_	_		PMOD3	PMOD2	PMOD1				
bit 15							bit 8				
U-0	R/W-1	R/W-1	R/W-1	U-0	R/W-1	R/W-1	R/W-1				
_	PEN3H ⁽¹⁾	PEN2H ⁽¹⁾	PEN1H ⁽¹⁾	_	PEN3L ⁽¹⁾	PEN2L ⁽¹⁾	PEN1L ⁽¹⁾				
bit 7		•				•	bit 0				
Legend:											
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'							
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown					
bit 15-11	Unimplemented: Read as '0'										
bit 10-8 PMOD4:PMOD1: PWM I/O Pair Mode bits											
	1 = PWM I/O pin pair is in the Independent PWM Output mode										
	0 = PWM I/O pin pair is in the Complementary Output mode										
bit 7	Unimplemented: Read as '0'										
bit 6-4	PEN3H:PEN1H: PWMxH I/O Enable bits ⁽¹⁾										
	1 = PWMxH pin is enabled for PWM output										
	0 = PWMxH pin disabled, I/O pin becomes general purpose I/O										

- bit 3 Unimplemented: Read as '0'
- bit 2-0 **PEN3L:PEN1L:** PWMxL I/O Enable bits⁽¹⁾ 1 = PWMxL pin is enabled for PWM output
 - 0 = PWMxL pin disabled, I/O pin becomes general purpose I/O
 - **Note 1:** Reset condition of the PENxH and PENxL bits depends on the value of the PWMPIN Configuration bit in the FPOR Configuration register.
 - 2: PWM2 supports only one PWM I/O pin pair.

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
			_		SEVOPS<3:0>					
bit 15		·	•				bit 8			
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
			_		IUE	OSYNC	UDIS			
bit 7							bit 0			
Legend:										
R = Readable bit		W = Writable	bit	U = Unimplemented bit, read as '0'						
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
	1111 = 1:16	postscale								
bit 7-3	Unimplemented: Read as '0'									
bit 2	IUE: Immediate Update Enable bit									
	 1 = Updates to the active PxDC registers are immediate 0 = Updates to the active PxDC registers are synchronized to the PWM time base 									
bit 1	OSYNC: Output Override Synchronization bit									
	 1 = Output overrides via the PxOVDCON register are synchronized to the PWM time base 0 = Output overrides via the PxOVDCON register occur on next Tcy boundary 									
bit 0	UDIS: PWM Update Disable bit									
	 1 = Updates from Duty Cycle and Period Buffer registers are disabled 0 = Updates from Duty Cycle and Period Buffer registers are enabled 									

查询REGISTER 1628MC 积如 COM DEAD-TIME CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DTBPS<1:0>				DTE	<5:0>		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DTA	PS<1:0>			DTA	<5:0>		
bit 7							bit 0
Legend:							
R = Readab	R = Readable bit		W = Writable bit		U = Unimplemented bit, read		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-14		>: Dead-Time U					
		period for Dead- period for Dead-					
		period for Dead-					
		period for Dead-					
bit 13-8	DTB<5:0>:	Unsigned 6-bit E	Dead-Time Val	lue for Dead-Ti	me Unit B bits		
bit 7-6	DTAPS<1:0	>: Dead-Time U	nit A Prescale	e Select bits			
	11 = Clock	period for Dead-	Time Unit A is	8 TCY			
	10 = Clock	period for Dead-	Time Unit A is	4 TCY			
		period for Dead-					
	00 - Clock r	period for Dead-	Timo I Init A io	Toy			
		Denou IOI Deau-					

© 2009 Microchip Technology Inc.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
—	—	—	—	—	—	—	_				
oit 15							bit 8				
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	—	DTS3A	DTS3I	DTS2A	DTS2I	DTS1A	DTS1I				
bit 7							bit				
Legend:			L.14		anted bit was	d aa (0)					
R = Readal		W = Writable		•	nented bit, rea						
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknow			IOWN				
bit 15-6	Unimplomon	tod: Pead as '	0'								
oit 5	•	Unimplemented: Read as '0' DTS3A: Dead-Time Select for PWMxH3 Signal Going Active bit									
DIL D		= Dead time provided from Unit B									
		0 = Dead time provided from Unit A									
bit 4	DTS3I: Dead	-Time Select fo	or PWMxL3 Si	gnal Going Inad	ctive bit						
		e provided fron		0 0							
	0 = Dead time	e provided fron	n Unit A								
bit 3	DTS2A: Dead	d-Time Select f	or PWMxH2 S	Signal Going Ac	tive bit						
		 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A 									
		•									
bit 2				gnal Going Inac	ctive bit						
		 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A 									
bit 1		•		Cianal Caina Aa	tive bit						
		DTS1A: Dead-Time Select for PWMxH1 Signal Going Active bit									
		 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A 									
bit 0		•		anal Going Inad	ctive bit						
	DTS1I: Dead-Time Select for PWMxL1 Signal Going Inactive bit 1 = Dead time provided from Unit B										
bit o	1 = Dead time	e provided from	n Unit B								

Note 1: PWM2 supports only one PWM I/O pin pair.

查询REGISTER 1629MC 89XF供放在 N: FAULT A CONTROL REGISTER (1)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	FAOV3H	FAOV3L	FAOV2H	FAOV2L	FAOV1H	FAOV1L
bit 15						·	bit 8
R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
FLTAM	—		_	—	FAEN3	FAEN2	FAEN1
bit 7							bit
Legend:							
R = Readabl	le bit	W = Writable bit		U = Unimplemented bit, rea		id as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-14	Unimplemen	ted: Read as '	0'				
bit 13-8				t A PWM Over			
	1 = The PWM output pin is driven active on an external Fault input event						
	0 = The PWM	l output pin is c		on an external F on an external			
bit 7	0 = The PWM FLTAM: Fault	l output pin is o A Mode bit	driven inactive	on an external	Fault input ev		
bit 7	0 = The PWM FLTAM: Fault 1 = The Fault	l output pin is o A Mode bit A input pin fur	driven inactive	on an external	Fault input ev	vent	∩N<13·8>
	0 = The PWM FLTAM: Fault 1 = The Fault 0 = The Fault	l output pin is o A Mode bit A input pin fur A input pin late	driven inactive nctions in the (ches all contro	on an external	Fault input ev		ON<13:8>
bit 6-3	0 = The PWM FLTAM: Fault 1 = The Fault 0 = The Fault Unimplemen	l output pin is o A Mode bit A input pin fur A input pin lat ted: Read as '	driven inactive actions in the o ches all contro o'	on an external	Fault input ev	vent	ON<13:8>
	0 = The PWM FLTAM: Fault 1 = The Fault 0 = The Fault Unimplemen FAEN3: Fault	l output pin is o A Mode bit A input pin fur A input pin late ted: Read as ' Input A Enable	driven inactive nctions in the (ches all contro o' e bit	on an external Cycle-by-Cycle ol pins to the pr	Fault input ev mode ogrammed sta	vent	ON<13:8>
bit 6-3	0 = The PWM FLTAM: Fault 1 = The Fault 0 = The Fault Unimplemen FAEN3: Fault 1 = PWMxH3.	I output pin is o A Mode bit A input pin fur A input pin late ted: Read as ' Input A Enable /PWMxL3 pin p	driven inactive nctions in the o ches all contro o' e bit pair is controll	on an external	Fault input ev mode ogrammed sta ut A	vent	ON<13:8>
bit 6-3 bit 2	0 = The PWM FLTAM: Fault 1 = The Fault 0 = The Fault Unimplemen FAEN3: Fault 1 = PWMxH3, 0 = PWMxH3,	I output pin is o A Mode bit A input pin fur A input pin late ted: Read as ' Input A Enable /PWMxL3 pin p	driven inactive nctions in the (ches all contro o' e bit pair is controll pair is not con	on an external Cycle-by-Cycle of pins to the pr ed by Fault Inpr	Fault input ev mode ogrammed sta ut A	vent	ON<13:8>
bit 6-3 bit 2	 0 = The PWM FLTAM: Fault 1 = The Fault 0 = The Fault Unimplemen FAEN3: Fault 1 = PWMxH3. 0 = PWMxH3. FAEN2: Fault 	I output pin is o A Mode bit A input pin fur A input pin late ted: Read as Input A Enable /PWMxL3 pin p PWMxL3 pin p	driven inactive nctions in the (ches all contro o' e bit pair is controllo pair is not con e bit	on an external Cycle-by-Cycle of pins to the pr ed by Fault Inpr	Fault input ev mode ogrammed sta ut A Input A	vent	ON<13:8>
bit 6-3 bit 2	 0 = The PWM FLTAM: Fault 1 = The Fault 0 = The Fault Unimplemen FAEN3: Fault 1 = PWMxH3. 0 = PWMxH3. FAEN2: Fault 1 = PWMxH2. 	I output pin is o A Mode bit A input pin fur A input pin late ted: Read as Input A Enabl /PWMxL3 pin p PWMxL3 pin p Input A Enabl /PWMxL2 pin p	driven inactive nctions in the (ches all contro o' e bit pair is controlle pair is not con e bit pair is controlle	on an external Cycle-by-Cycle of pins to the pr ed by Fault Inp trolled by Fault	Fault input ev mode ogrammed sta ut A Input A ut A	vent	ON<13:8>
bit 6-3	 0 = The PWM FLTAM: Fault 1 = The Fault 0 = The Fault Unimplemen FAEN3: Fault 1 = PWMxH3. 0 = PWMxH3. 1 = PWMxH2. 0 = PWMxH2. 0 = PWMxH2. 	I output pin is o A Mode bit A input pin fur A input pin late ted: Read as Input A Enabl /PWMxL3 pin p PWMxL3 pin p Input A Enabl /PWMxL2 pin p	driven inactive nctions in the o ches all contro o' e bit pair is controllo pair is not con e bit pair is controllo pair is not con	on an external Cycle-by-Cycle of pins to the pr ed by Fault Inp trolled by Fault ed by Fault Inp	Fault input ev mode ogrammed sta ut A Input A ut A	vent	ON<13:8>
bit 6-3 bit 2 bit 1	 0 = The PWM FLTAM: Fault 1 = The Fault 0 = The Fault Unimplemen FAEN3: Fault 1 = PWMxH3. 0 = PWMxH3. FAEN2: Fault 1 = PWMxH2. 0 = PWMxH2. FAEN1: Fault 1 = PWMxH1. 	A Mode bit A input pin is of A input pin fur A input pin late ted: Read as f Input A Enable /PWMxL3 pin p /PWMxL2 pin p /PWMxL2 pin p /PWMxL2 pin p Input A Enable /PWMxL1 pin p	driven inactive nctions in the o ches all contro o' e bit pair is controllo pair is not con e bit pair is not con e bit pair is not con e bit	on an external Cycle-by-Cycle of pins to the pr ed by Fault Inp trolled by Fault ed by Fault Inp	Fault input ev mode ogrammed sta ut A Input A Input A Input A	vent	ON<13:8>

Note 1: PWM2 supports only one PWM I/O pin pair.

-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
R = Readable	bit	W = Writable bit		U = Unimplemented bit, rea		ad as '0'	
Legend:							
bit 7							bit
—	—	POUT3H	POUT3L	POUT2H	POUT2L	POUT1H	POUT1L
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15				•			bit
—	—	POVD3H	POVD3L	POVD2H	POVD2L	POVD1H	POVD1L
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1

在这你打住R310-10:20% OVD CON 商 VERRIDE CONTROL REGISTER(1)

bit 15-14	Unimplemented: Read as '0'
-----------	----------------------------

bit 13-8	<pre>POVDxH<3:1>:POVDxL<3:1>: PWM Output Override bits 1 = Output on PWMx I/O pin is controlled by the PWM generator 0 = Output on PWMx I/O pin is controlled by the value in the corresponding POUTxH:POUTxL bit</pre>
bit 7-6	Unimplemented: Read as '0'
bit 5-0	POUTxH<3:1>:POUTxL<3:1>: PWM Manual Output bits
	 1 = PWMx I/O pin is driven active when the corresponding POVDxH:POVDxL bit is cleared 0 = PWMx I/O pin is driven inactive when the corresponding POVDxH:POVDxL bit is cleared

Note 1: PWM2 supports only one PWM I/O pin pair.

查询REGISTER 16281/CRX的实际的VM DUTY CYCLE REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	1<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	:1<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-0 PDC1<15:0>: PWM Duty Cycle 1 Value bits

REGISTER 16-12: P1DC2: PWM DUTY CYCLE REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	2<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	2<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	

bit 15-0 PDC2<15:0>: PWM Duty Cycle 2 Value bits

REGISTER 16-13: P1DC3: PWM DUTY CYCLE REGISTER 3

/W-0	R/W-0	R/W-0 PDC:	R/W-0 3<15:8>	R/W-0	R/W-0	R/W-0	
		PDC	3<15:8>				
						bit 8	
/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
		PDC	3<7:0>				
						bit 0	
R = Readable bit W = Writable		it	U = Unimplemented bit, r		d as '0'		
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
	W-0	W = Writable b	PDC W = Writable bit	PDC3<7:0> W = Writable bit U = Unimplem	PDC3<7:0> W = Writable bit U = Unimplemented bit, rea	PDC3<7:0> W = Writable bit U = Unimplemented bit, read as '0'	

bit 15-0 PDC3<15:0>: PWM Duty Cycle 3 Value bits

查句ESPIC33FJ128MC804供应商

查询**报如**C3**QUADRATURE**CODER INTERFACE (QEI) MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 15. Quadrature Encoder Interface (QEI)" (DS70208) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This chapter describes the Quadrature Encoder Interface (QEI) module and associated operational modes. The QEI module provides the interface to incremental encoders for obtaining mechanical position data.


The operational features of the QEI include:

- Three input channels for two phase signals and index pulse
- 16-bit up/down position counter
- · Count direction status
- Position Measurement (x2 and x4) mode
- Programmable digital noise filters on inputs
- Alternate 16-bit Timer/Counter mode
- Quadrature Encoder Interface interrupts

These operating modes are determined by setting the appropriate bits, QEIM<2:0> in (QEIxCON<10:8>). Figure 17-1 depicts the Quadrature Encoder Interface block diagram.

Note: An 'x' used in the names of pins, control/ status bits and registers denotes a particular Quadrature Encoder Interface (QEI) module number (x = 1 or 2).





R/W-0	U-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
CNTERR	_	QEISIDL	INDEX	UPDN		QEIM<2:0>	
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SWPAB	PCDOUT	TQGATE	TQCKF	PS<1:0>	POSRES	TQCS	UPDN_SR
bit 7							bit
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown
bit 15		ount Error Statu	•				
		count error has					
bit 14		on count error h I ted: Read as '					
bit 13	-	op in Idle Mode					
bit 15	1 = Discontin	ue module ope module operat	ration when de		lle mode		
bit 12	INDEX: Index 1 = Index pin 0 = Index pin		us bit (Read-C	Only)			
bit 11	1 = Position (on Counter Dir Counter Directio Counter Directio	on is positive (+)			
bit 10-8	QEIM<2:0>:	Quadrature En	coder Interface	e Mode Select	bits		
	(MAXx 110 = Quadra 101 = Quadra (MAXx	CNT) ature Encoder ature Encoder CNT)	nterface enab nterface enab	led (x4 mode) led (x2 mode)	with position co with Index Puls with position co with Index Puls	e reset of pos ounter reset by	ition counter / match
	011 = Unuse 010 = Unuse 001 = Starts	d (Module disa d (Module disa 16-bit Timer	bled) bled)			·	
bit 7	SWPAB: Pha	ature Encoder I ase A and Phas and Phase B ir	e B Input Swa	p Select bit			
bit 6	PCDOUT: Po	and Phase B ir sition Counter	Direction State	Output Enab			
			-	-	El logic controls Normal I/O pin c	-	n)
Note 1: CN	ITERR flag onl	y applies when	QEIM<2:0> =	'110' or '100	, -		
2 : Re	ad-only bit whe	en QEIM<2:0>	= '1xx'. Read/	write bit wher	QEIM<2:0> = '	001'.	
3: Pre	escaler utilized	for 16-bit Time	r mode only.				
4: Th	is bit applies or	nly when QEIM	<2:0> = 100 c	o r 110.			
	an configured	for OFI mode	this southed bit		· · ·		

TER 37-1.12 CONTROL REGISTER (x = 1 or 2)

5: When configured for QEI mode, this control bit is a 'don't care'.

查询REGISTER 128MC 级目状COME QEIX CONTROL REGISTER (x = 1 or 2) (CONTINUED)

-	
bit 5	TQGATE: Timer Gated Time Accumulation Enable bit
	1 = Timer gated time accumulation enabled
	0 = Timer gated time accumulation disabled
bit 4-3	TQCKPS<1:0>: Timer Input Clock Prescale Select bits ⁽³⁾
	11 = 1:256 prescale value
	10 = 1:64 prescale value
	01 = 1:8 prescale value
	00 = 1:1 prescale value
bit 2	POSRES: Position Counter Reset Enable bit ⁽⁴⁾
	1 = Index Pulse resets Position Counter
	0 = Index Pulse does not reset Position Counter
bit 1	TQCS: Timer Clock Source Select bit
	 External clock from pin QEAx (on the rising edge)
	0 = Internal clock (TCY)
bit 0	UPDN_SRC: Position Counter Direction Selection Control bit ⁽⁵⁾
	1 = QEBx pin state defines position counter direction
	0 = Control/Status bit, UPDN (QEIxCON<11>), defines timer counter (POSxCNT) direction
Note 1:	CNTERR flag only applies when QEIM<2:0> = '110' or '100'.

- 2: Read-only bit when QEIM<2:0> = '1xx'. Read/write bit when QEIM<2:0> = '001'.
- 3: Prescaler utilized for 16-bit Timer mode only.
- 4: This bit applies only when QEIM < 2:0 > = 100 or 110.
- 5: When configured for QEI mode, this control bit is a 'don't care'.

	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—				—	IMV-	<2:0>	CEID
bit 15			·	·			bit 8
D 444 0		D 444 0					U-0
R/W-0 QEOUT	R/W-0 U-0 U-0 U-0 QECK<2:0> — — —						
bit 7		QECK~2.02				_	bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at POR '1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown		
bit 15-11	Unimplemen	ted: Read as '	0'				
oit 10-9				se bits allow the			
			•	ex pulse when t		register is to be	reset.
		ure Count Moo Required State		input signal for r	match on index	pulse	
	2	logunou olulo	of Phase A I	input signal for r	match on index	pulse	
	In x4 Quadrat	ure Count Mod	<u>le</u> :				
	In x4 Quadrat IMV1 = 3	ure Count Mod Selects Phase	<u>le</u> : input signal f	or Index state n	natch (0 = Phas	se A, 1 = Phase	
hit 8	In x4 Quadrat IMV1 = 3 IMV0 = 1	ure Count Moo Selects Phase Required state	<u>le</u> : input signal f of the selecte		natch (0 = Phas	se A, 1 = Phase	
bit 8	In x4 Quadrat IMV1 = 3 IMV0 = 1 CEID: Count	ure Count Mod Selects Phase Required state Error Interrupt	<u>le</u> : input signal f of the select Disable bit	for Index state n ed Phase input	natch (0 = Phas	se A, 1 = Phase	
bit 8	In x4 Quadrat IMV1 = 5 IMV0 = 6 CEID: Count 1 = Interrupts	ure Count Moo Selects Phase Required state	<u>le</u> : input signal f of the select Disable bit rrors are disa	for Index state n ed Phase input abled	natch (0 = Phas	se A, 1 = Phase	
	In x4 Quadrat IMV1 = 3 IMV0 = 1 CEID: Count 1 = Interrupts 0 = Interrupts	ure Count Mod Selects Phase Required state Error Interrupt due to count e due to count e	<u>le</u> : input signal f of the select Disable bit rrors are disa rrors are ena	for Index state n ed Phase input abled	natch (0 = Phas signal for matc	se A, 1 = Phase	
bit 8 bit 7	In x4 Quadrat IMV1 = 3 IMV0 = 1 CEID: Count 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte	ure Count Mod Selects Phase Required state Error Interrupt due to count e due to count e x/QEBx/INDX er outputs enal	te: input signal f of the select Disable bit rrors are disa rrors are ena Oligital F oled	for Index state n ed Phase input abled abled Filter Output End	natch (0 = Phas signal for matc	se A, 1 = Phase	
bit 7	In x4 Quadrat IMV1 = 5 IMV0 = 6 CEID: Count 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte 0 = Digital filte	ure Count Moo Selects Phase Required state Error Interrupt due to count e due to count e x/QEBx/INDX er outputs enabler outputs disa	te: input signal f of the select Disable bit rrors are disa rrors are ena Pin Digital F oled bled (normal	for Index state n ed Phase input abled abled Filter Output Ena pin operation)	natch (0 = Phas signal for matc able bit	se A, 1 = Phase	
bit 7	In x4 Quadrat IMV1 = 3 IMV0 = 1 CEID: Count 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte 0 = Digital filte QECK<2:0>:	ure Count Mod Selects Phase Required state Error Interrupt due to count e due to count e x/QEBx/INDX er outputs enate outputs disal QEAx/QEBx/II	te: input signal f of the select Disable bit rrors are disa rrors are ena Pin Digital F oled bled (normal	for Index state n ed Phase input abled abled Filter Output End	natch (0 = Phas signal for matc able bit	se A, 1 = Phase	
bit 7	In x4 Quadrat IMV1 = 3 IMV0 = 1 CEID: Count 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte 0 = Digital filte QECK<2:0>: 111 = 1:256 (0)	ure Count Mod Selects Phase Required state Error Interrupt due to count e due to count e x/QEBx/INDX er outputs enat er outputs disa QEAx/QEBx/II Clock Divide	te: input signal f of the select Disable bit rrors are disa rrors are ena Pin Digital F oled bled (normal	for Index state n ed Phase input abled abled Filter Output Ena pin operation)	natch (0 = Phas signal for matc able bit	se A, 1 = Phase	
pit 7	In x4 Quadrat IMV1 = 3 IMV0 = 1 CEID: Count 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte 0 = Digital filte QECK<2:0>:	ure Count Mod Selects Phase Required state Error Interrupt due to count e due to count e x/QEBx/INDXx er outputs enable outputs disa QEAx/QEBx/II Clock Divide Clock Divide	te: input signal f of the select Disable bit rrors are disa rrors are ena Pin Digital F oled bled (normal	for Index state n ed Phase input abled abled Filter Output Ena pin operation)	natch (0 = Phas signal for matc able bit	se A, 1 = Phase	
bit 7	In x4 Quadrat IMV1 = 3 IMV0 = 1 CEID: Count 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte 0 = Digital filte QECK<2:0>: 11 = 1:256 (0) 10 = 1:128 (0)	ure Count Mod Selects Phase Required state Error Interrupt due to count e due to count e x/QEBx/INDXx er outputs enable outputs disal QEAx/QEBx/II Clock Divide Clock Divide	te: input signal f of the select Disable bit rrors are disa rrors are ena Pin Digital F oled bled (normal	for Index state n ed Phase input abled abled Filter Output Ena pin operation)	natch (0 = Phas signal for matc able bit	se A, 1 = Phase	
bit 7	In x4 Quadrat IMV1 = 3 IMV0 = 1 CEID: Count 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte 0 = Digital filte QECK<2:0>: 111 = 1:256 C 101 = 1:128 C 101 = 1:32 C 011 = 1:16 C	ure Count Mod Selects Phase Required state Error Interrupt due to count e due to count e x/QEBx/INDXx er outputs enable outputs disal QEAx/QEBx/II Clock Divide lock Divide lock Divide lock Divide lock Divide	te: input signal f of the select Disable bit rrors are disa rrors are ena Pin Digital F oled bled (normal	for Index state n ed Phase input abled abled Filter Output Ena pin operation)	natch (0 = Phas signal for matc able bit	se A, 1 = Phase	
bit 7	In x4 Quadrat IMV1 = 3 IMV0 = 1 CEID: Count 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte 0 = Digital filte QECK<2:0>: 111 = 1:256 C 101 = 1:128 C 101 = 1:32 C 011 = 1:16 C 010 = 1:4 Clo	ure Count Mod Selects Phase Required state Error Interrupt due to count e due to count e due to count e ax/QEBx/INDX er outputs enable outputs disal QEAx/QEBx/II Clock Divide lock Divide lock Divide lock Divide lock Divide lock Divide	te: input signal f of the select Disable bit rrors are disa rrors are ena Pin Digital F oled bled (normal	for Index state n ed Phase input abled abled Filter Output Ena pin operation)	natch (0 = Phas signal for matc able bit	se A, 1 = Phase	
	In x4 Quadrat IMV1 = 3 IMV0 = 1 CEID: Count 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte 0 = Digital filte QECK<2:0>: 111 = 1:256 C 101 = 1:128 C 101 = 1:32 C 011 = 1:16 C	ure Count Mod Selects Phase Required state Error Interrupt due to count e due to count e due to count e ax/QEBx/INDX er outputs enable outputs disal QEAx/QEBx/II Clock Divide lock Divide lock Divide lock Divide lock Divide lock Divide lock Divide	te: input signal f of the select Disable bit rrors are disa rrors are ena Pin Digital F oled bled (normal	for Index state n ed Phase input abled abled Filter Output Ena pin operation)	natch (0 = Phas signal for matc able bit	se A, 1 = Phase	

查询**& O**IC **SERIAM RERIPHERAL** INTERFACE (SPI)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 18. Serial Peripheral Interface (SPI)" (DS70206) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, analog-to-digital converters, etc. The SPI module is compatible with SPI and SIOP from Motorola[®].

Each SPI module consists of a 16-bit shift register, SPIxSR (where x = 1 or 2), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates status conditions.

The serial interface consists of 4 pins:

- SDIx (serial data input)
- · SDOx (serial data output)
- SCKx (shift clock input or output)
- SSx (active low slave select).

In Master mode operation, SCK is a clock output. In Slave mode, it is a clock input.




FIGURE 18-1: SPI MODULE BLOCK DIAGRAM

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
SPIEN		SPISIDL	_	—	_	—	_
bit 15							bit 8
U-0	R/C-0	U-0	U-0	U-0	U-0	R-0	R-0
_	SPIROV	_	_	_	_	SPITBF	SPIRBF
bit 7							bit (
Legend:		C = Clearable	bit				
R = Readab	le bit	W = Writable I	oit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 14 bit 13	SPISIDL: Stop 1 = Discontinu	module ted: Read as '(p in Idle Mode I ue module oper module operati	oit ation when de		le mode		
bit 12-7		ted: Read as 'd					
bit 6	1 = A new by previous c	eive Overflow I yte/word is cor lata in the SPIx ow has occurre	npletely rece BUF register	ived and disca	arded. The us	er software has	not read the
bit 5-2	Unimplement	ted: Read as 'o)'				
bit 1	SPITBF: SPIX	Transmit Buffe	er Full Status	bit			
	0 = Transmit s Automatically	not yet started, started, SPIxTX set in hardward cleared in harc	(B is empty e when CPU v	writes SPIxBUI		ding SPIxTXB om SPIxTXB to \$	SPIxSR
bit 0	SPIRBF: SPI	Receive Buffe	er Full Status I	oit			
	 0 = Receive is Automatically 	omplete, SPIxF s not complete, set in hardward cleared in hard	SPIxRXB is e when SPIx t	ransfers data f			(B

查诺尼尔尼尔第三月128日第四日 STATUS AND CONTROL REGISTER

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSEN ⁽³⁾	CKP	MSTEN		SPRE<2:0>(2)		PPRE<	
bit 7					L		bit
Legend:							
R = Readable	e bit	W = Writable b	bit	U = Unimplem	nented bit, read	as '0'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknow						iown	
bit 15-13	-	ted: Read as 'o					
bit 12	1 = Internal S	able SCKx pin t PI clock is disa PI clock is enat	bled, pin fund				
bit 11	1 = SDOx pir	able SDOx pin is not used by is controlled by	module; pin f	functions as I/O			
bit 10	1 = Commun	ord/Byte Commi ication is word-v ication is byte-w	vide (16 bits)				
bit 9	Master mode 1 = Input data 0 = Input data Slave mode:	ata Input Samp	d of data out ddle of data o	output time			
bit 8		lock Edge Selec					
	1 = Serial out	put data change	es on transitio	on from active c on from Idle clo			
bit 7	SSEN: Slave 1 = <u>SSx</u> pin ι	Select Enable l Ised for Slave m	oit (Slave mo node				
bit 6	CKP: Clock F 1 = Idle state	Polarity Select b for clock is a hi	it gh level; activ	ve state is a low e state is a high	level		
bit 5		ster Mode Enabl ode					
	he CKE bit is n FRMEN = 1).	ot used in the I	Framed SPI	modes. Prograi	m this bit to 'o'	for the Frame	ed SPI mod
	o not set both P	rimary and Sec	ondary presc	alers to a value	of 1:1.		

查

3: This bit must be cleared when FRMEN = 1.

查EGISTER318-2:128PI&CO社立/建Ix CONTROL REGISTER 1 (CONTINUED)

- bit 1-0 **PPRE<1:0>:** Primary Prescale bits (Master mode)⁽²⁾ 11 = Primary prescale 1:1
 - 10 = Primary prescale 4:1
 - 01 = Primary prescale 16:1
 - 00 = Primary prescale 64:1
 - **Note 1:** The CKE bit is not used in the Framed SPI modes. Program this bit to '0' for the Framed SPI modes (FRMEN = 1).
 - 2: Do not set both Primary and Secondary prescalers to a value of 1:1.
 - **3:** This bit must be cleared when FRMEN = 1.

查询REGISTER J1823MC85PI体CON2: SPIx CONTROL REGISTER 2

-		<u> </u>						
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
FRMEN	SPIFSD	FRMPOL	_	—	—	—	_	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	
—	—	—	—	—	_	FRMDLY	—	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'		
-n = Value at F	-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown				
bit 15		ned SPIx Supp						
				in used as fram	ne sync pulse in	put/output)		
bit 14		SPIx support dis		atral bit				
DIL 14		me Sync Pulse nc pulse input (
	,	nc pulse output	· /					
bit 13	FRMPOL: Fra	ame Sync Puls	e Polarity bit					
	1 = Frame sy	nc pulse is acti	ve-high					
	0 = Frame sy	nc pulse is acti	ve-low					
bit 12-2	Unimplemen	ted: Read as '	0'					
bit 1		ame Sync Pulse	•					
	•	nc pulse coinci						
	•	nc pulse prece						
bit 0	Unimplemen	ted: This bit m	ust not be set	to '1' by the us	ser application			

查句ESPIC33FJ128MC804供应商

查询**设_OIC3NTER:INTEGRA**君ED CIRCUIT™ (I²C™)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 19. Inter-Integrated Circuit[™] $(I^2C^{™})$ " (DS70195) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Inter-Integrated Circuit (I^2C) module provides complete hardware support for both Slave and Multi-Master modes of the I^2C serial communication standard, with a 16-bit interface.

The I²C module has a 2-pin interface:

- The SCLx pin is clock.
- The SDAx pin is data.

The I²C module offers the following key features:

- I²C interface supporting both Master and Slave modes of operation.
- I²C Slave mode supports 7 and 10-bit address.
- I²C Master mode supports 7 and 10-bit address.
- I²C port allows bidirectional transfers between master and slaves.
- Serial clock synchronization for I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control).
- I²C supports multi-master operation, detects bus collision and arbitrates accordingly.

19.1 Operating Modes

The hardware fully implements all the master and slave functions of the I^2C Standard and Fast mode specifications, as well as 7 and 10-bit addressing.

The l^2C module can operate either as a slave or a master on an l^2C bus.

The following types of I^2C operation are supported:

- I²C slave operation with 7-bit address
- I²C slave operation with 10-bit address
- I²C master operation with 7- or 10-bit address


For details about the communication sequence in each of these modes, refer to the "*dsPIC33F/PIC24H Family Reference Manual*". Please see the Microchip website (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual chapters.

19.2 I²C Registers

I2CxCON and I2CxSTAT are control and status registers, respectively. The I2CxCON register is readable and writable. The lower six bits of I2CxSTAT are read-only. The remaining bits of the I2CSTAT are read/write:

- I2CxRSR is the shift register used for shifting data internal to the module and the user application has no access to it.
- I2CxRCV is the receive buffer and the register to which data bytes are written, or from which data bytes are read.
- I2CxTRN is the transmit register to which bytes are written during a transmit operation.
- The I2CxADD register holds the slave address.
- A status bit, ADD10, indicates 10-bit Address mode.
- The I2CxBRG acts as the Baud Rate Generator (BRG) reload value.

In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV, and an interrupt pulse is generated. 2 COURE 1938FJ128 C 80 BHOCKEDIAGRAM (x = 1)



R/W-0	U-0	R/W-0	R/W-1 HC	R/W-0	R/W-0	R/W-0	R/W-0
I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
bit 7							bit
Legend:		U = Unimpler	nented bit, rea	d as '0'			
R = Readab	ole bit	W = Writable	bit	HS = Set in h	ardware	HC = Cleared	in Hardwar
-n = Value a	It POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	0 = Disables	the I2Cx modul the I2Cx modul	le. All l ² C™ pi			as serial port pir tions	IS
bit 14	-	ted: Read as '					
bit 13		p in Idle Mode		ovico ontoro or	Idla mada		
 1 = Discontinue module operation when device enters an Idle mode 0 = Continue module operation in Idle mode 							
bit 12		Lx Release Co			² C slave)		
	1 = Release				,		
	at beginning	e., software car of slave transm				elease clock). H	ardware cle
	If STREN = 0 Bit is R/S (i.e transmission	., software can	only write '1' t	o release clock	<). Hardware cl	ear at beginning	g of slave
bit 11	IPMIEN: Inte	lligent Peripher	al Managemer	nt Interface (IP	MI) Enable bit		
	1 = IPMI mod 0 = IPMI mod	de is enabled; a de disabled	all addresses A	cknowledged			
bit 10	A10M: 10-bit	Slave Address	s bit				
) is a 10-bit slav) is a 7-bit slave					
bit 9	DISSLW: Dis	able Slew Rate	e Control bit				
		control disable control enable					
bit 8	SMEN: SMb	us Input Levels	bit				
		O pin threshold Mbus input thr		ith SMbus spec	cification		
bit 7	GCEN: Gene	eral Call Enable	e bit (when ope	erating as I ² C s	lave)		
	(module i	terrupt when a s enabled for re	eception)	ddress is recei	ved in the I2Cx	RSR	
		call address dis	ablea				
hit C	OTDEN: OOI	V Cleak Ctrat-	- Enchla hit (han anaratir -	an 120 classes		
bit 6		x Clock Stretch	-	hen operating	as I ² C slave)		

查询REGISTER 1928MC826 体页的 2Cx CONTROL REGISTER

BEGISTER 319-11282C&COM 12 C CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master, applicable during master receive) Value that is transmitted when the software initiates an Acknowledge sequence. 1 = Send NACK during Acknowledge 0 = Send ACK during Acknowledge
bit 4	ACKEN: Acknowledge Sequence Enable bit (when operating as I ² C master, applicable during master receive)
	 1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence 0 = Acknowledge sequence not in progress
bit 3	RCEN: Receive Enable bit (when operating as I ² C master)
	 1 = Enables Receive mode for I²C. Hardware clear at end of eighth bit of master receive data byte 0 = Receive sequence not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I ² C master)
	 1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence 0 = Stop condition not in progress
bit 1	RSEN: Repeated Start Condition Enable bit (when operating as I ² C master)
	 I = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence
	0 = Repeated Start condition not in progress
bit 0	SEN: Start Condition Enable bit (when operating as I ² C master)
	1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence0 = Start condition not in progress

R-0 HSC	R-0 HSC	U-0	U-0	U-0	R/C-0 HS	R-0 HSC	R-0 HSC
ACKSTAT	TRSTAT	_		—	BCL	GCSTAT	ADD10
pit 15							bit
R/C-0 HS	R/C-0 HS	R-0 HSC	R/C-0 HSC	R/C-0 HSC	R-0 HSC	R-0 HSC	R-0 HSC
IWCOL	I2COV	DA	Р	S	R_W	RBF	TBF
pit 7				II	_		bit
Legend:		U = Unimple	mented bit, rea	ad as '0'		C = Clea	r only bit
R = Readable I	oit	W = Writable		HS = Set in ha	ardware	HSC = Hardwa	-
n = Value at P		'1' = Bit is se		'0' = Bit is clea		x = Bit is unkn	
bit 15	(when operat 1 = NACK red 0 = ACK rece	ceived from slave	naster, applical ave	ble to master tr nowledge.	ansmit operati	on)	
oit 14	TRSTAT: Tran 1 = Master tra 0 = Master tra	nsmit Status b ansmit is in pr ansmit is not i	it (when opera ogress (8 bits ⊣ ∩ progress	ting as I ² C mas + ACK)		e to master trans and of slave Ack	·
oit 13-11	Unimplemen	ted: Read as	' 0 '				
pit 10	BCL: Master	Bus Collision	Detect bit				
oit 9	0 = No collisionHardware set	on	of bus collision.	ing a master op	peration		
	1 = General o 0 = General o	call address w call address w	as received as not received		ss. Hardware o	clear at Stop det	ection.
oit 8	ADD10: 10-b	it Address Sta	tus bit				
	0 = 10-bit add	dress was mai dress was not t at match of 2	matched	ched 10-bit add	dress. Hardwa	re clear at Stop	detection.
pit 7	IWCOL: Write	e Collision De	tect bit				
	0 = No collisio	on	C	ster failed beca CxTRN while bu		-	
oit 6	I2COV: Rece	ive Overflow I	-lag bit				
	0 = No overfle	ow		CV register is st	C C		
oit 5		-	en operating as		. ,	,	
		that the last b	yte received w	as data	ess		
				Hardware set b	by reception of	f slave byte.	
oit 4					by reception of	f slave byte.	

查询REGISTER 1922MC826供高面的I2Cx STATUS REGISTER

畫程GISTER 39-3:1282C*STAT 72Ex STATUS REGISTER (CONTINUED)

bit 3	S: Start bit
	 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last
	Hardware set or clear when Start, Repeated Start or Stop detected.
bit 2	R_W: Read/Write Information bit (when operating as I ² C slave)
	 1 = Read – indicates data transfer is output from slave 0 = Write – indicates data transfer is input to slave Hardware set or clear after reception of I²C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	1 = Receive complete, I2CxRCV is full
	0 = Receive not complete, I2CxRCV is empty
	Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	1 = Transmit in progress, I2CxTRN is full
	0 = Transmit complete, I2CxTRN is empty
	Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

查询REGISTER 1923MC82C 如 SK C SLAVE MODE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
—	—	-	—		AMSK9	AMSK8	
						bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0	
					•	bit 0	
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown	
		R/W-0 R/W-0 AMSK6 AMSK5 wit W = Writable	R/W-0 R/W-0 R/W-0 AMSK6 AMSK5 AMSK4	AMSK6 AMSK5 AMSK4 AMSK3 bit W = Writable bit U = Unimpler	R/W-0 R/W-0 R/W-0 R/W-0 AMSK6 AMSK5 AMSK4 AMSK3 AMSK2 bit W = Writable bit U = Unimplemented bit, read	AMSK9 AMSK9 AMSK9 AMSK9 AMSK9 AMSK6 AMSK5 AMSK4 AMSK3 AMSK2 AMSK6 W = Writable bit U = Unimplemented bit, read as '0'	

bit 15-10 Unimplemented: Read as '0'

bit 9-0 AMSKx: Mask for Address bit x Select bit

1 = Enable masking for bit x of incoming message address; bit match not required in this position

0 = Disable masking for bit x; bit match required in this position

查句ESPIC33FJ128MC804供应商

查询20.01C3UNIVERSAL(ASYMCHRONOUS RECEIVER TRANSMITTER (UART)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 17. UART" (DS70188) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 device family. The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins and also includes an IrDA[®] encoder and decoder.


The primary features of the UART module are:

- Full-Duplex, 8- or 9-bit Data Transmission through the UxTX and UxRX pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or two stop bits
- Hardware flow control option with UxCTS and UxRTS pins
- Fully integrated Baud Rate Generator with 16-bit prescaler
- Baud rates ranging from 10 Mbps to 38 bps at 40 MIPS
- Baud rates ranging from 4 Mbps to 61 bps at 4x mode at 40 MIPS
- 4-deep First-In First-Out (FIFO) Transmit Data buffer
- · 4-deep FIFO Receive Data buffer
- Parity, framing and buffer overrun error detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- · Transmit and Receive interrupts
- · A separate interrupt for all UART error conditions
- Loopback mode for diagnostic support
- · Support for sync and break characters
- Support for automatic baud rate detection
- IrDA[®] encoder and decoder logic
- 16x baud clock output for IrDA[®] support

A simplified block diagram of the UART module is shown in Figure 20-1. The UART module consists of these key hardware elements:

- Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

FIGURE 20-1: UART SIMPLIFIED BLOCK DIAGRAM



Note 1: Both UART1 and UART2 can trigger a DMA data transfer.

2: If DMA transfers are required, the UART TX/RX FIFO buffer must be set to a size of 1 byte/word (i.e., UTXISEL<1:0> = 00 and URXISEL<1:0> = 00).

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
UARTEN ⁽¹⁾	—	USIDL	IREN ⁽²⁾	RTSMD	—	UEN	<1:0>
bit 15							bit
R/W-0 HC WAKE	R/W-0	R/W-0 HC	R/W-0 URXINV	R/W-0	R/W-0	R/W-0 L<1:0>	R/W-0
bit 7	LPBACK	ABAUD	URAINV	BRGH	PDSE	L<1.0>	STSEL
							DIL
Legend:		HC = Hardwa	re cleared				
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15		RTx Enable bi		o controlled by		ined by UEN<1:	.0.
						JARTx power co	
	minimal	, ,	I	,	p , -		· · · •
bit 14	Unimplemen	ted: Read as '	0'				
bit 13	USIDL: Stop	in Idle Mode bi	t				
		ue module operation			dle mode		
bit 12		Encoder and D					
		oder and deco		ebit			
		oder and deco					
bit 11	RTSMD: Mod	le Selection for	UxRTS Pin b	it			
		in in Simplex n in in Flow Con					
bit 10	Unimplemen	ted: Read as '	0'				
bit 9-8		ARTx Enable b					
						ontrolled by port	latches
		IxRX, UxCTS a				controlled by po	rt latches
						BCLK pins conti	
	port latc	hes					
bit 7	WAKE: Wake	-up on Start bi	t Detect Durin	g Sleep Mode	Enable bit		
				X pin; interrupt	generated on f	alling edge; bit	cleared
	0 = No wake	are on following -up enabled	g rising eage				
bit 6		RTx Loopback	Mode Select	bit			
		oopback mode					
		k mode is disat					
bit 5	ABAUD: Auto	o-Baud Enable	bit				
						eception of a Sy	ync field (55
		her data; cleare e measuremen			tion		
Note 1: Re	efer to Section 1	7. " UART" (DS	570188) in the	"dsPIC33F/PIC	24H Family Ref	erence Manual"	for information
	enabling the U						
2: Th	nis feature is on	ly available for	the 16x BRG	mode (BRGH	= 0).		

查询REGISTER 2028MC80xMQDE密UARTx MODE REGISTER (CONTINUED)

bit 4	URXINV: Receive Polarity Inversion bit
	1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1'
bit 3	BRGH: High Baud Rate Enable bit
	 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode) 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
bit 2-1	PDSEL<1:0>: Parity and Data Selection bits
	 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity
bit 0	STSEL: Stop Bit Selection bit
	1 = Two Stop bits 0 = One Stop bit
Note 1	Defer to Section 47 (ILADT) (DS70100) in the "JaDIC 22E/DIC 24H Femily Deference Manual"

- Note 1: Refer to Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual" for information on enabling the UART module for receive or transmit operation.
 - 2: This feature is only available for the 16x BRG mode (BRGH = 0).

R/W-0	R/W-0	R/W-0	U-0	R/W-0 HC	R/W-0	R-0	R-1	
UTXISEL1	UTXINV	UTXISEL0		UTXBRK	UTXEN ⁽¹⁾	UTXBF	TRMT	
pit 15							bit	
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0	
	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	
pit 7							bit	
Legend:		HC = Hardwar	e cleared	C = Clea	ar only bit			
R = Readable	bit	W = Writable b	oit	U = Unimplen	nented bit, read	l as '0'		
n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown	
bit 15,13	11 = Reserve 10 = Interrupt transmit 01 = Interrupt operatio 00 = Interrupt	D>: Transmissioned; do not use t when a charact buffer become t when the last of t when the last of t when a charact t when a character of	tter is transfe s empty character is s ed tter is transfe	rred to the Tran shifted out of the rred to the Tran	nsmit Shift Regi e Transmit Shift	Register; all tr	ansmit	
bit 14	If IREN = 0: 1 = UXTX Idle 0 = UXTX Idle If IREN = 1: 1 = IrDA ence		state is '1'					
pit 12	Unimplemen	ted: Read as 'o)'					
pit 11	UTXBRK: Tra	JTXBRK: Transmit Break bit						
	cleared b 0 = Sync Bre	nc Break on nex by hardware upo eak transmissior	on completion n disabled or	า	lowed by twelve	e '0' bits, follow	ed by Stop b	
pit 10		smit Enable bit						
		enabled, UxTX disabled, any p	•	•	rted and buffer	is reset. UxTX	pin controlle	
pit 9	UTXBF: Tran	smit Buffer Full	Status bit (re	ad-only)				
	1 = Transmit				, ,			
		buffer is not ful			er can be writtei	1		
oit 8		mit Shift Registe			omnty /the last	tranomiasias	oo oomelet-	
		Shift Register is Shift Register is					ias complete	
		Fransmit Shift Register is not empty, a transmission is in progress or queued SEL<1:0>: Receive Interrupt Mode Selection bits						
oit 7-6	URXISEL<1:	0>: Receive Inte	errupt Mode	Selection bits				

在这的TER 20-2:12016514(法国家 STATUS AND CONTROL REGISTER

Note 1: Refer to Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual" for information on enabling the UART module for transmit operation.

查询REGISTER 2022MC Wx STATUARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	 1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect 0 = Address Detect mode disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	 1 = Receiver is Idle 0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	 1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (read/clear only)
	1 = Receive buffer has overflowed
	0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 \rightarrow 0 transition) resets the receiver buffer and the UxRSR to the empty state
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty
Note 1:	Refer to Section 17. "UART" (DS70188) in the <i>"dsPIC33F/PIC24H Family Reference Manual"</i> for information on enabling the UART module for transmit operation.

查句ESPIC33FJ128MC804供应商

查询**え他のICSNHANCED(CANK**ECAN™) MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32MC302/304. dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 21. Enhanced Controller Area Network (ECAN™)" (DS70185) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

21.1 Overview

The Enhanced Controller Area Network (ECAN) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments. The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices contain up to two ECAN modules.

The ECAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH CAN specification. The module supports CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader can refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- Standard and extended data frames
- 0-8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- Automatic response to remote transmission requests
- Up to eight transmit buffers with application specified prioritization and abort capability (each buffer can contain up to 8 bytes of data)
- Up to 32 receive buffers (each buffer can contain up to 8 bytes of data)
- Up to 16 full (standard/extended identifier) acceptance filters
- · Three full acceptance filter masks
- DeviceNet[™] addressing support
- Programmable wake-up functionality with integrated low-pass filter

- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- Programmable clock source
- Programmable link to input capture module (IC2 for CAN1) for time-stamping and network synchronization
- · Low-power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

21.2 Frame Types

The ECAN module transmits various types of frames which include data messages, or remote transmission requests initiated by the user, as other frames that are automatically generated for control purposes. The following frame types are supported:

- Standard Data Frame: A standard data frame is generated by a node when the node wishes to transmit data. It includes an 11-bit Standard Identifier (SID), but not an 18-bit Extended Identifier (EID).
- Extended Data Frame: An extended data frame is similar to a standard data frame, but includes an extended identifier as well.
- Remote Frame:

It is possible for a destination node to request the data from the source. For this purpose, the destination node sends a remote frame with an identifier that matches the identifier of the required data frame. The appropriate data source node sends a data frame as a response to this remote request.

• Error Frame:

An error frame is generated by any node that detects a bus error. An error frame consists of two fields: an error flag field and an error delimiter field.


· Overload Frame:

An overload frame can be generated by a node as a result of two conditions. First, the node detects a dominant bit during interframe space which is an illegal condition. Second, due to internal conditions, the node is not yet able to start reception of the next message. A node can generate a maximum of 2 sequential overload frames to delay the start of the next message.

· Interframe Space:

Interframe space separates a proceeding frame (of whatever type) from a following data or remote frame.

查@JRF 2038FJ128 CAN4性MO BULE BLOCK DIAGRAM



查询知是BICMpdessaft Operation

The ECAN module can operate in one of several operation modes selected by the user. These modes include:

- Initialization mode
- Disable mode
- Normal Operation mode
- Listen Only mode
- Listen All Messages mode
- Loopback mode

Modes are requested by setting the REQOP<2:0> bits (CiCTRL1<10:8>). Entry into a mode is Acknowledged by monitoring the OPMODE<2:0> bits (CiCTRL1<7:5>). The module does not change the mode and the OPMODE bits until a change in mode is acceptable, generally during bus Idle time, which is defined as at least 11 consecutive recessive bits.

21.3.1 INITIALIZATION MODE

In the Initialization mode, the module does not transmit or receive. The error counters are cleared and the interrupt flags remain unchanged. The user application has access to Configuration registers that are access restricted in other modes. The module protects the user from accidentally violating the CAN protocol through programming errors. All registers which control the configuration of the module can not be modified while the module is on-line. The ECAN module is not allowed to enter the Configuration mode while a transmission is taking place. The Configuration mode serves as a lock to protect the following registers:

- All Module Control registers
- Baud Rate and Interrupt Configuration registers
- Bus Timing registers
- · Identifier Acceptance Filter registers
- Identifier Acceptance Mask registers

21.3.2 DISABLE MODE

In Disable mode, the module does not transmit or receive. The module has the ability to set the WAKIF bit due to bus activity, however, any pending interrupts remains and the error counters retains their value.

If the REQOP<2:0> bits (CiCTRL1<10:8>) = 001, the module enters the Module Disable mode. If the module is active, the module waits for 11 recessive bits on the CAN bus, detect that condition as an Idle bus, then accept the module disable command. When the OPMODE<2:0> bits (CiCTRL1<7:5>) = 001, that indicates whether the module successfully went into Module Disable mode. The I/O pins reverts to normal I/O function when the module is in the Module Disable mode.

The module can be programmed to apply a low-pass filter function to the CiRX input line while the module or the CPU is in Sleep mode. The WAKFIL bit (CiCFG2<14>) enables or disables the filter.

Note: Typically, if the ECAN module is allowed to transmit in a particular mode of operation and a transmission is requested immediately after the ECAN module has been placed in that mode of operation, the module waits for 11 consecutive recessive bits on the bus before starting transmission. If the user switches to Disable mode within this 11-bit period, then this transmission is aborted and the corresponding TXABT bit is set and TXREQ bit is cleared.

21.3.3 NORMAL OPERATION MODE

Normal Operation mode is selected when REQOP<2:0> = 000. In this mode, the module is activated and the I/O pins assumes the CAN bus functions. The module transmits and receive CAN bus messages via the CiTX and CiRX pins.

21.3.4 LISTEN ONLY MODE

If the Listen Only mode is activated, the module on the CAN bus is passive. The transmitter buffers revert to the port I/O function. The receive pins remain inputs. For the receiver, no error flags or Acknowledge signals are sent. The error counters are deactivated in this state. The Listen Only mode can be used for detecting the baud rate on the CAN bus. To use this, it is necessary that there are at least two further nodes that communicate with each other.

21.3.5 LISTEN ALL MESSAGES MODE

The module can be set to ignore all errors and receive any message. The Listen All Messages mode is activated by setting REQOP<2:0> = '111'. In this mode, the data which is in the message assembly buffer, until the time an error occurred, is copied in the receive buffer and can be read via the CPU interface.

21.3.6 LOOPBACK MODE

If the Loopback mode is activated, the module connects the internal transmit signal to the internal receive signal at the module boundary. The transmit and receive pins revert to their port I/O function.

U-0	U-0	R/W-0	R/W-0	r-0	R/W-1	R/W-0	R/W-0		
_	_	CSIDL	ABAT	_		REQOP<2:0>			
oit 15	·		•				bit		
R-1	R-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0		
	OPMODE<2:0)>	—	CANCAP			WIN		
bit 7			•				bit		
Legend:		C = Writable	bit, but only '0	' can be written	to clear the bi	t r = Bit is Rese	erved		
R = Readab	le bit	W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown		
bit 15-14	Unimpleme	nted: Read as '	0'						
bit 13	CSIDL: Stop	o in Idle Mode bi	t						
	 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode 								
bit 12	ABAT: Abort All Pending Transmissions bit								
	 1 = Signal all transmit buffers to abort transmission 0 = Module will clear this bit when all transmissions are aborted 								
bit 11	Reserved:	Do not use							
	1 = CAN FCAN clock is FCY								
	0 = CAN FCAN clock is FOSC								
bit 10-8	REQOP<2:0>: Request Operation Mode bits								
	000 = Set Normal Operation mode								
	001 = Set Disable mode 010 = Set Loopback mode								
	011 = Set Listen Only Mode								
	100 = Set Configuration mode								
	101 = Reserved 110 = Reserved								
	110 = Reserved 111 = Set Listen All Messages mode								
bit 7-5		2:0>: Operation							
	000 = Module is in Normal Operation mode								
	001 = Module is in Disable mode								
	010 = Module is in Loopback mode 011 = Module is in Listen Only mode								
	100 = Module is in Configuration mode								
	101 = Reserved								
	110 = Reserved 111 = Module is in Listen All Messages mode								
bit 4			-	loue					
bit 3	Unimplemented: Read as '0' CANCAP: CAN Message Receive Timer Capture Event Enable bit								
	 1 = Enable input capture based on CAN message receive 0 = Disable CAN capture 								
bit 2-1		ented: Read as '	o'						
bit 0	•	lap Window Sel							
	1 = Use filte	-							
	0 = Use buf								

查询REGISTER 2022MC&CiC 并RL2在ECAN™ CONTROL REGISTER 2

			•••••					
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	—	—	—	—	_	—	—	
bit 15							bit 8	
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0	
—	—	—	DNCNT<4:0>					
bit 7							bit 0	
Legend:		C = Writable	bit, but only '0'	can be writter	n to clear the bit	1		
R = Readable bit W = Writable			e bit U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is se			:	'0' = Bit is cleared x = Bit is			s unknown	
bit 15-5	bit 15-5 Unimplemented: Read as '0'							

bit 4-0	DNCNT<4:0>: DeviceNet™ Filter Bit Number bits				
	10010-11111 = Invalid selection 10001 = Compare up to data byte 3, bit 6 with EID<17>				
	•				
	•				
	•				
	00001 = Compare up to data byte 1, bit 7 with EID<0> 00000 = Do not compare data bytes				

© 2009 Microchip Technology Inc.

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0		
	_				FILHIT<4:0>	•			
oit 15							bit		
U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0		
		11-0	11-0	ICODE<6:0>	11-0	14-0	11-0		
oit 7							bit		
egend:		C = Writable I	hit but only "	0' can be written	to clear the h	ŧ			
R = Readabl	le bit	W = Writable	-	U = Unimpler					
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	iown		
oit 15-13	Unimpleme	nted: Read as '	0'						
bit 12-8	FILHIT<4:0>	: Filter Hit Num	ber bits						
		11 = Reserved							
	01111 = Filte	er 15							
	•								
	•								
	• 00001 = Filter 1								
	00000 = Filter 0								
oit 7	Unimplemented: Read as '0'								
oit 6-0	ICODE<6:0>: Interrupt Flag Code bits								
	1000101-1111111 = Reserved								
	1000100 = FIFO almost full interrupt 1000011 = Receiver overflow interrupt								
	1000011 = Receiver overnow interrupt 1000010 = Wake-up interrupt								
	1000001 = Error interrupt								
	1000000 = No interrupt								
	•								
	•								
	• 0010000-0111111 = Reserved								
	0001111 = RB15 buffer Interrupt								
	•								
	•								
	•								
	0001001 = F								
	0001000 = RB8 buffer interrupt 0000111 = TRB7 buffer interrupt								
	0000110 = TRB6 buffer interrupt								
	0000101 = TRB5 buffer interrupt 0000100 = TRB4 buffer interrupt								
		RB4 buffer inte							
		TRB2 buffer inte							
	0000001 = TRB1 buffer interrupt 0000000 = TRB0 Buffer interrupt								
	0 0 0 0 0 0 - 7	I DRN Ruffor into	arrunt						

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
	DMABS<2:0>				_	_	_	
bit 15							b	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
		—		FSA<4:0>				
bit 7							b	
Legend:		C = Writable	bit, but only '(0' can be writter	n to clear the b	bit		
R = Readable bit W = Writable		bit U = Unimplemented bit, read as '0'						
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	eared	x = Bit is unkr	nown	

bit 15-13	DMABS<2:0>: DMA Buffer Size bits 111 = Reserved 110 = 32 buffers in DMA RAM 101 = 24 buffers in DMA RAM 100 = 16 buffers in DMA RAM 011 = 12 buffers in DMA RAM 010 = 8 buffers in DMA RAM 001 = 6 buffers in DMA RAM
bit 12-5	Unimplemented: Read as '0'
bit 4-0	FSA<4:0>: FIFO Area Starts with Buffer bits
	11111 = Read buffer RB31 11110 = Read buffer RB30
	•
	•
	•
	00001 = TX/RX buffer TRB1 00000 = TX/RX buffer TRB0

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
_				FBP	<5:0>		
bit 15							bit 8
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
	—			FNRE	3<5:0>		
bit 7							bit C
Legend:		C = Writable b	it, but only '0	' can be written	to clear the	bit	
R = Readab	le bit	W = Writable b	bit	U = Unimplen	nented bit, re	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		0' = Bit is cleared x = Bit is unkn			
bit 7-6	011111 = F 011110 = F • • • • • • • • • • • • • • • • • • •	RB30 buffer	,				
bit 5-0	-	•: FIFO Next Rea RB31 buffer RB30 buffer RB1 buffer		ter bits			

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0	
_	_	TXBO	TXBP	RXBP	TXWAR	RXWAR	EWARN	
bit 15							bit	
R/C-0	R/C-0	R/C-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0	
IVRIF	WAKIF	ERRIF	_	FIFOIF	RBOVIF	RBIF	TBIF	
bit 7	, , , , , , , , , , , , , , , , , , ,	Lida		1	10011		bit	
Legend:		C = Writable I	oit, but only '()' can be writter	n to clear the bit			
R = Readabl	e bit	W = Writable	-		mented bit, read			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15-14	Unimplemen	ted: Read as '	0'					
bit 13	TXBO: Trans	mitter in Error S	State Bus Off	bit				
		tter is in Bu		е				
		er is not in Bus						
bit 12		mitter in Error S er is in Bus Pa		ssive bit				
		er is in Bus Pas er is not in Bus		A				
bit 11		ver in Error Sta						
		is in Bus Passi		ve bit				
		is not in Bus Pa						
bit 10	TXWAR: Trar	nsmitter in Erro	r State Warni	ing bit				
		er is in Error W	•					
		er is not in Erro	-					
bit 9	RXWAR: Receiver in Error State Warning bit 1 = Receiver is in Error Warning state							
		is not in Error War	•	2				
bit 8			-	, r State Warning	bit			
				ate Warning sta				
				r State Warning				
bit 7	IVRIF: Invalid	I Message Rec	eived Interru	pt Flag bit				
		Request has or						
		Request has no						
bit 6		Wake-up Activi		lag bit				
		Request has or Request has no						
bit 5	•	•		ources in CilNI	F<13:8> regist	or)		
		Request has or						
		Request has no						
bit 4	-	ted: Read as '						
bit 3	•	Almost Full In		bit				
		Request has or						
	0 = Interrupt I	Request has no	ot occurred					
bit 2		Buffer Overflow		ag bit				
		Request has or						
L 11 A	-	Request has no						
bit 1		ffer Interrupt Fla Request has or						
		Request has of Request has no						
bit 0	-	fer Interrupt Fla						
	1 = Interrupt I	Request has or	curred					

查

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_			_	_			_				
bit 15							bit				
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
IVRIE	WAKIE	ERRIE	—	FIFOIE	RBOVIE	RBIE	TBIE				
bit 7							bit				
		0		N							
Legend:	I I.:.)' can be writter							
R = Readab		W = Writable			nented bit, read						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15-8	Unimplomor	nted: Read as '	o'								
bit 7	-	d Message Rec		nt Enable bit							
		Request Enable									
		0 = Interrupt Request not enabled									
bit 6	WAKIE: Bus	Wake-up Activi	ty Interrupt F	lag bit							
		Request Enable									
	•	Request not en									
bit 5		r Interrupt Enab									
		Request Enable									
		Request not en									
bit 4	•	nted: Read as '									
bit 3		D Almost Full In		e bit							
		Request Enable Request not en									
bit 2	•	Buffer Overflov		nable hit							
		Request Enable									
	0 = Interrupt Request not enabled										
bit 1	•	Iffer Interrupt Er									
		Request Enable									
	0 = Interrupt	Request not en	abled								
bit 0	TBIE: TX Bu	ffer Interrupt En	able bit								
	1 = Interrupt	Request Enable	-d								
		Request not en									

查询depicase 128MC804供应资N™ TRANSMIT/RECEIVE ERROR COUNT REGISTER

	••••••••						
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TERR	CNT<7:0>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
-	-	-	RERR	CNT<7:0>	-	-	-
bit 7							bit 0
Legend:		C = Writable bit	, but only '(0' can be written to	clear the b	pit	
R = Readable b	bit	W = Writable bit	t	U = Unimplemen	ted bit, rea	ad as '0'	
-n = Value at PO	OR	'1' = Bit is set		'0' = Bit is cleare	d	x = Bit is unknown	

bit 15-8	TERRCNT<7:0>: Transmit Error Count bits
bit 7-0	RERRCNT<7:0>: Receive Error Count bits

REGISTER 21-9: CiCFG1: ECAN™ BAUD RATE CONFIGURATION REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
		—		—			—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SJW	<1:0>		BRP<5:0>				
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7-6	SJW<1:0>: Synchronization Jump Width bits
	11 = Length is 4 x TQ
	10 = Length is 3 x TQ
	01 = Length is 2 x TQ
	00 = Length is 1 x TQ
bit 5-0	BRP<5:0>: Baud Rate Prescaler bits
	11 1111 = TQ = 2 x 64 x 1/FCAN
	•
	•
	•
	00 0010 = TQ = 2 x 3 x 1/FCAN
	00 0001 = TQ = 2 x 2 x 1/FCAN
	00 0000 = TQ = 2 x 1 x 1/FCAN

© 2009 Microchip Technology Inc.

U-0	R/W-x	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x			
	WAKFIL		_			SEG2PH<2:0>				
bit 15							bit 8			
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
SEG2PHTS	SAM	5	SEG1PH<2:0	>		PRSEG<2:0>				
bit 7							bit (
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkno	own			
oit 15	Unimplemer	nted: Read as '	0'							
pit 14	WAKFIL: Se	lect CAN bus Li	ne Filter for V	Vake-up bit						
	1 = Use CAN bus line filter for wake-up									
		line filter is not		e-up						
bit 13-11	•	nted: Read as '								
bit 10-8	SEG2PH<2:0>: Phase Segment 2 bits 111 = Length is 8 x TQ									
	•									
	•									
	•									
	000 = Length	h is 1 x Tq								
oit 7	SEG2PHTS: Phase Segment 2 Time Select bit									
	1 = Freely programmable									
				tion Processing	Time (IPT), w	hichever is great	er			
oit 6	SAM: Sample of the CAN bus Line bit									
	 Bus line is sampled three times at the sample point Bus line is sampled once at the sample point 									
oit 5-3		0>: Phase Segr								
	111 = Length	•								
	•									
	•									
	000 = Length	h is 1 x Tq								
bit 2-0	PRSEG<2:0	>: Propagation	Time Segmer	nt bits						
	111 = Lengt	h is 8 x Tq								
	•									
	•									
	•									
	000 = Length	TISTXIQ								

查询REGISTER 24244 80 80 # EN TRECAN™ ACCEPTANCE FILTER ENABLE REGISTER

					-	-	
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0
bit 7		•					bit 0
Legend:		C = Writable	bit. but only '0'	can be writter	n to clear the bit		

Legend:	C = Writable bit, but only '0	C = Writable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 15-0

FLTENn: Enable Filter n to Accept Messages bits

1 = Enable Filter n

0 = Disable Filter n

REGISTER 21-12: CiBUFPNT1: ECAN™ FILTER 0-3 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F3BP<	<3:0>			F2BP	<3:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| | F1BP< | <3:0> | | | F0BP | <3:0> | |
| bit 7 | | | | | | | bit 0 |

Legend:	C = Writable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-12	F3BP<3:0>: RX Buffer mask for Filter 3 1111 = Filter hits received in RX FIFO buffer 1110 = Filter hits received in RX Buffer 14
	•
	•
	•
	0001 = Filter hits received in RX Buffer 1
	0000 = Filter hits received in RX Buffer 0
bit 11-8	F2BP<3:0>: RX Buffer mask for Filter 2 (same values as bit 15-12)
bit 7-4	F1BP<3:0>: RX Buffer mask for Filter 1 (same values as bit 15-12)
bit 3-0	F0BP<3:0>: RX Buffer mask for Filter 0 (same values as bit 15-12)

R/W-0	R/W-0	R/W-0	R/W-0	4-7 BUFFER R/W-0	R/W-0	R/W-0	R/W-0
R/W-U			R/W-0	R/W-0			K/W-0
	F/BP	<3:0>			FOBE	P<3:0>	
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F5BP<3:0>				F4BF	P<3:0>		
bit 7						bit	
Legend:		C = Writable	bit, but only '0	' can be written	to clear the bi	t	
R = Readabl	R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'				
		e enimpien		1 45 0			
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown
-n = Value at	t POR	'1' = Bit is set		•			nown
<u>-n = Value at</u> bit 15-12		'1' = Bit is set RX Buffer mas		•			nown
	F7BP<3:0>:		k for Filter 7	'0' = Bit is clea			nown
	F7BP<3:0>: 1111 = Filter	RX Buffer mas	k for Filter 7 n RX FIFO bu	ʻ0' = Bit is clea			iown
	F7BP<3:0>: 1111 = Filter	RX Buffer mas	k for Filter 7 n RX FIFO bu	ʻ0' = Bit is clea			nown
	F7BP<3:0>: 1111 = Filter 1110 = Filter	RX Buffer mas	k for Filter 7 n RX FIFO bu	ʻ0' = Bit is clea			nown
	F7BP<3:0>: 1111 = Filter 1110 = Filter	RX Buffer mas	k for Filter 7 n RX FIFO bu	ʻ0' = Bit is clea			<u>iown</u>
	F7BP<3:0>: 1111 = Filter 1110 = Filter •	RX Buffer mas	k for Filter 7 n RX FIFO bu n RX Buffer 14	ʻ0' = Bit is clea			iown
	F7BP<3:0>: 1111 = Filter 1110 = Filter 0001 = Filter	RX Buffer mas hits received ir hits received ir	k for Filter 7 n RX FIFO bu n RX Buffer 14 n RX Buffer 1	ʻ0' = Bit is clea			iown
	F7BP<3:0>: 1111 = Filter 1110 = Filter	RX Buffer mask hits received in hits received in	k for Filter 7 n RX FIFO bu n RX Buffer 14 n RX Buffer 1 n RX Buffer 1 n RX Buffer 0	ʻ0' = Bit is clea	ared		nown

bit 3-0 **F4BP<3:0>:** RX Buffer mask for Filter 4 (same values as bit 15-12)

REGISTER 21-14: CiBUFPNT3: ECAN™ FILTER 8-11 BUFFER POINTER REGISTER

	D 444 0	D AAL A	D AAL O	D M M A	D 444 0	D AAL A	D MAL A
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F11BF	P<3:0>			F10B	P<3:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F9BP	<3:0>			F8BF	P<3:0>	
bit 7							bit 0
Legend:		C = Writable	bit, but only '()' can be writter	n to clear the bi	t	
R = Readable bit W = Writable bit			U = Unimpler	nented bit, rea	d as '0'		
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown				
bit 15-12	F11BP<3:0>	: RX Buffer ma	sk for Filter 1	1			
	1111 = Filter	hits received ir	n RX FIFO bu	Iffer			
	1110 = Filter	hits received ir	n RX Buffer 1	4			
	•						
	•						
	•						
	0001 = Filter	hits received ir	n RX Buffer 1				
	0000 = Filter	hits received ir	n RX Buffer 0				
bit 11-8	F10BP<3:0>	: RX Buffer ma	sk for Filter 1	0 (same values	as bit 15-12)		
bit 7-4	F9BP<3:0>:	RX Buffer mas	k for Filter 9 (same values as	bit 15-12)		
bit 3-0				same values as			
					,		

	21-13. 0100					NEOISTEN			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	F15B	P<3:0>		F14BP<3:0>					
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
		P<3:0>			-	><3:0>			
bit 7			•			bit 0			
Legend:		C = Writable	bit, but only '0'	can be written	to clear the bit	t			
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'							
-n = Value at	n = Value at POR '1' = Bit is set		:	'0' = Bit is cleared x = Bit is unknown					
bit 15-12	F15BP<3:0	RX Buffer ma	sk for Filter 15	i i i i i i i i i i i i i i i i i i i					
	1111 = Filte	r hits received i	n RX FIFO buf	fer					
	1110 = Filte	r hits received i	n RX Buffer 14						
	•								
	•								
	•								
	0001	r hits received in r hits received in							
bit 11-8	F14BP<3:0	>: RX Buffer ma	sk for Filter 14	(same values	as bit 15-12)				
bit 7-4		>: RX Buffer ma			-				
					,				

bit 3-0 **F12BP<3:0>:** RX Buffer mask for Filter 12 (same values as bit 15-12)

查询dsPIC33 REGISTER 2	F16: CIRXE n (n =			ANCE FILTE	R STANDARD		REGISTER
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 15							bit 8
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0		EXIDE	—	EID17	EID16
bit 7							bit 0
Legend:		C = Writable b	oit, but only '0	' can be writter	n to clear the bit		
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at P	-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			
bit 15-5	SID<10:0>: S	tandard Identif	er hits				

bit 15-5	SID<10:0>: Standard Identifier bits
	 1 = Message address bit SIDx must be '1' to match filter 0 = Message address bit SIDx must be '0' to match filter
b :# 4	
bit 4	Unimplemented: Read as '0'
bit 3	EXIDE: Extended Identifier Enable bit
	If MIDE = 1 then:
	 1 = Match only messages with extended identifier addresses 0 = Match only messages with standard identifier addresses If MIDE = 0 then: Ignore EXIDE bit.
bit 2	Unimplemented: Read as '0'
bit 1-0	EID<17:16>: Extended Identifier bits
	 1 = Message address bit EIDx must be '1' to match filter 0 = Message address bit EIDx must be '0' to match filter

查询1.21(23)F11.28MC804供应意 REGISTER 24-17: CIRXENEID: ECAN™ ACCEPTANCE FILTER EXTENDED IDENTIFIER REGISTER n (n = 0-15)

	•	•					
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0

Legend:	C = Writable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0

EID<15:0>: Extended Identifier bits

 ${\tt 1}$ = Message address bit EIDx must be '1' to match filter

0 = Message address bit EIDx must be '0' to match filter

REGISTER 21-18: CiFMSKSEL1: ECAN™ FILTER 7-0 MASK SELECTION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F7MSK<1:0>		F6MSK<1:0>		F5MSK<1:0>		F4MSK<1:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F3MSK<1:0>		F2MSK<1:0>		F1MSK<1:0>		F0MSK<1:0>	
							bit

Legend:	C = Writable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-14	F7MSK<1:0>: Mask Source for Filter 7 bit 11 = No mask 10 = Acceptance Mask 2 registers contain mask 01 = Acceptance Mask 1 registers contain mask 00 = Acceptance Mask 0 registers contain mask
bit 13-12	F6MSK<1:0>: Mask Source for Filter 6 bit (same values as bit 15-14)
bit 11-10	F5MSK<1:0>: Mask Source for Filter 5 bit (same values as bit 15-14)
bit 9-8	F4MSK<1:0>: Mask Source for Filter 4 bit (same values as bit 15-14)
bit 7-6	F3MSK<1:0>: Mask Source for Filter 3 bit (same values as bit 15-14)
bit 5-4	F2MSK<1:0>: Mask Source for Filter 2 bit (same values as bit 15-14)
bit 3-2	F1MSK<1:0>: Mask Source for Filter 1 bit (same values as bit 15-14)
bit 1-0	F0MSK<1:0>: Mask Source for Filter 0 bit (same values as bit 15-14)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
F15M	1SK<1:0>	F14MS	K<1:0>	F13MS	SK<1:0>	F12MS	SK<1:0>	
bit 15							bit	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
F11N	ISK<1:0>	F10MS	K<1:0>	F9MS	K<1:0>	F8MS	K<1:0>	
bit 7							bit	
Legend:		C = Writable	bit, but only '0	'0' can be written to clear the bit				
R = Readabl	e bit	W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15-14	11 = No mas 10 = Accepta 01 = Accepta	D>: Mask Source k ance Mask 2 rea ance Mask 1 rea ance Mask 0 rea	gisters contair gisters contair	n mask n mask				
bit 13-12	F14MSK<1:0	>: Mask Sourc	e for Filter 14	bit (same value	es as bit 15-14)		
bit 11-10	F13MSK<1:0	>: Mask Sourc	e for Filter 13	bit (same value	es as bit 15-14)		
bit 9-8	F12MSK<1:0	>: Mask Sourc	e for Filter 12	bit (same value	es as bit 15-14)		
bit 7-6	F11MSK<1:0	>: Mask Sourc	e for Filter 11	bit (same value	es as bit 15-14))		
bit 5-4	F10MSK<1:0	>: Mask Sourc	e for Filter 10	bit (same value	es as bit 15-14)		
bit 3-2	F9MSK<1:0>	-: Mask Source	for Filter 9 bi	t (same values	as bit 15-14)			
hit 1_0	E8MSK<1:0>: Mask Source for Filter 8 bit (same values as bit 15.14)							

bit 1-0 **F8MSK<1:0>:** Mask Source for Filter 8 bit (same values as bit 15-14)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 15							b
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	_	MIDE	—	EID17	EID16
bit 7	·	•					b
Legend:		C = Writable	bit, but only '0	' can be writter	to clear the b	t	
R = Readab	le hit	W = Writable bit $U = Unimplemented bit, read as '0'$					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	iown
bit 15-5	SID<10:0>: \$	Standard Identif	ier bits				
		it SIDx in filter of the second se		son			
bit 4	Unimplemer	Unimplemented: Read as '0'					
bit 3	MIDE: Identi	fier Receive Mo	de bit				
	0 = Match eit	ly message typ her standard or filter SID) = (Me	r extended ad	dress message	e if filters match		DE bit in filt
bit 2		ted: Read as '	•	,	<i>,</i> , , , , , , , , , , , , , , , , , ,	. ,,	

- bit 1-0 EID<17:16>: Extended Identifier bits
 - 1 = Include bit EIDx in filter comparison
 - 0 = Bit EIDx is don't care in filter comparison

REGISTER 21-21: CIRXMnEID: ECAN[™] ACCEPTANCE FILTER MASK EXTENDED IDENTIFIER REGISTER n (n = 0-2)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	
bit 7 bit 0								

Legend:	C = Writable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Include bit EIDx in filter comparison

0 = Bit EIDx is don't care in filter comparison

霍寶ISTER 27-22: CIRXEU生空腔AN™ R	
REGISTER 21-22: CIRXFULTECAN M R	RECEIVE BUFFER FULL REGISTER 1

						、 1	
R/C-0	R/C-0						
RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8
bit 15							bit 8
R/C-0	R/C-0						
RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0
bit 7							bit 0

Legend:	C = Writable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0 **RXFUL<15:0>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty

REGISTER 21-23: CIRXFUL2: ECAN™ RECEIVE BUFFER FULL REGISTER 2

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL31 | RXFUL30 | RXFUL29 | RXFUL28 | RXFUL27 | RXFUL26 | RXFUL25 | RXFUL24 |
| bit 15 | | | | | | | bit 8 |

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL23 | RXFUL22 | RXFUL21 | RXFUL20 | RXFUL19 | RXFUL18 | RXFUL17 | RXFUL16 |
| bit 7 | | | | | | | bit 0 |

Legend:	C = Writable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0 **RXFUL<31:16>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty

查询deBIC33EJ1284C804供应商: ECAN™ RECEIVE BUFFER OVERFLOW REGISTER 1

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8
bit 15							bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0
bit 7							bit 0
Legend: C = Writable bit, but only '0' can be written to clear the bit							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							

'0' = Bit is cleared

x = Bit is unknown

bit 15-0

-n = Value at POR

RXOVF<15:0>: Receive Buffer n Overflow bits

'1' = Bit is set

1 = Module attempted to write to a full buffer (set by module)

0 =No overflow condition

REGISTER 21-25: CiRXOVF2: ECAN™ RECEIVE BUFFER OVERFLOW REGISTER 2

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF31 | RXOVF30 | RXOVF29 | RXOVF28 | RXOVF27 | RXOVF26 | RXOVF25 | RXOVF24 |
| bit 15 | | | | | | | bit 8 |

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF23 | RXOVF22 | RXOVF21 | RXOVF20 | RXOVF19 | RXOVF18 | RXOVF17 | RXOVF16 |
| bit 7 | | | | | | | bit 0 |

Legend:	C = Writable bit, but o	C = Writable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0

RXOVF<31:16>: Receive Buffer n Overflow bits

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition

© 2009 Microchip Technology Inc.

在记忆中的24-26-280日来州供它的帝ECAN™ Tx/Rx BUFFER m CONTROL REGISTER	

	(11) – 0	,2,4,6; n = 1,3	,0,1)				
R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
TXENn	TXABTn	TXLARBn	TXERRn	TXREQn	RTRENn	TXnPF	RI<1:0>
bit 15							bit
R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
TXENm	TXABTm ⁽¹⁾	TXLARBm ⁽¹⁾	TXERRm ⁽¹⁾	TXREQm	RTRENm	TXmPF	RI<1:0>
bit 7							bit
Legend:		C = Writable b	oit, but only '0'	can be writter	n to clear the bit		
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 15-8	See Definition	n for Bits 7-0, C	ontrols Buffer	n			
bit 7	TXENm: TX/	RX Buffer Selec	ction bit				
	1 = Buffer TR	Bn is a transmi	t buffer				
		Bn is a receive					
bit 6		essage Aborted	l bit ⁽¹⁾				
	1 = Message			c 11			
		completed tran					
bit 5		Message Lost A					
		lost arbitration did not lose art					
bit 4	•	ror Detected Di		•			
		or occurred whi	0		ent		
		or did not occur					
bit 3		essage Send R		0	U		
		•	•	bit automatic	ally clears when	the message i	s successfull
	sent	-			-	U	
	0 = Clearing	the bit to '0' wh	ile set request	s a message a	abort		
bit 2		uto-Remote Tra					
		emote transmit					
		emote transmit	,		unaffected		
bit 1-0		>: Message Tra		ority bits			
		message priori ermediate mess					
		ermediate mess					

Note 1: This bit is cleared when TXREQ is set.

Note: The buffers, SID, EID, DLC, Data Field and Receive Status registers are located in DMA RAM.

查询知。HICECAN Message应商ers

ECAN Message Buffers are part of DMA RAM Memory. They are not ECAN special function registers. The user application must directly write into the DMA RAM area that is configured for ECAN Message Buffers. The location and size of the buffer area is defined by the user application.

BUFFER 21-1: ECAN[™] MESSAGE BUFFER WORD 0

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	—	—	SID10	SID9	SID8	SID7	SID6
bit 15							bit 8

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SID5 | SID4 | SID3 | SID2 | SID1 | SID0 | SRR | IDE |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-2	SID<10:0>: Standard Identifier bits
bit 1	SRR: Substitute Remote Request bit
	 1 = Message will request remote transmission 0 = Normal message
bit 0	IDE: Extended Identifier bit
	 1 = Message will transmit extended identifier 0 = Message will transmit standard identifier

BUFFER 21-2: ECAN™ MESSAGE BUFFER WORD 1

U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
_	—	—	—	EID17	EID16	EID15	EID14
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID13	EID12	EID11	EID10	EID9	EID8	EID7	EID6

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12 Unimplemented: Read as '0'

bit 11-0 **EID<17:6>:** Extended Identifier bits

bit 7

bit 0

查询 PIC	3FJ128MC80	MESSAGE	BUFFER	NORD 2			
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID5	EID4	EID3	EID2	EID1	EID0	RTR	RB1
bit 15							bit 8
U-x	U-x	U-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	_	—	RB0	DLC3	DLC2	DLC1	DLC0
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-10 bit 9	RTR: Remot	xtended Identific e Transmission e will request rem nessage	Request bit	ssion			

bit 8	RB1: Reserved Bit 1
	User must set this bit to '0' per CAN protocol.
bit 7-5	Unimplemented: Read as '0'
bit 4	RB0: Reserved Bit 0
	User must set this bit to '0' per CAN protocol.
bit 3-0	DLC<3:0>: Data Length Code bits

BUFFER 21-4: ECAN™ MESSAGE BUFFER WORD 3

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	rte 1			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	/te 0			
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-8 **Byte 1<15:8>:** ECAN™ Message byte 0

bit 7-0 Byte 0<7:0>: ECAN Message byte 1

查询dspires341328MC804供应商eSSAGE BUFFER WORD 4

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	/te 3			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	/te 2			
bit 7							bit 0
Legend:							
R = Readable I	oit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-8 Byte 3<15:8>: ECAN™ Message byte 3

bit 7-0 Byte 2<7:0>: ECAN Message byte 2

BUFFER 21-6: ECAN™ MESSAGE BUFFER WORD 5

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			By	te 5			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			By	te 4			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpler	nented bit read	l as '0'	

-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
R = Readable bit	vv = vvntable bit	$\mathbf{O} = \mathbf{O}$ implemented bit, read	

bit 15-8 **Byte 5<15:8>:** ECAN™ Message byte 5

bit 7-0 Byte 4<7:0>: ECAN Message byte 4

查询中自RI243FJ128CAN4供加度客AGE BUFFER WORD 6

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			B	/te 7			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			B	/te 6			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value at POR '1' = Bit is set '0' = Bi		'0' = Bit is cle	ared	x = Bit is unkr	nown		

bit 15-8 Byte 7<15:8>: ECAN™ Message byte 7

bit 7-0 Byte 6<7:0>: ECAN Message byte 6

BUFFER 21-8: ECAN™ MESSAGE BUFFER WORD 7

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	—			FILHIT<4:0> ⁽¹⁾		
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—		—	_	—	—
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable I	oit	U = Unimpler	nented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **FILHIT<4:0>:** Filter Hit Code bits⁽¹⁾

Encodes number of filter that resulted in writing this buffer.

bit 7-0 Unimplemented: Read as '0'

Note 1: Only written by module for receive buffers, unused for transmit buffers.

查询**22.0**1C3**10-BI7/12:BIT**(ANALOG-TO-DIGITAL CONVERTER (ADC1)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 16. Analog-to-Digital Converter (ADC)" (DS70183) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 devices have up to 9 ADC input channels.

The AD12B bit (AD1CON1<10>) allows each of the ADC modules to be configured by the user as either a 10-bit, 4-sample/hold ADC (default configuration) or a 12-bit, 1-sample/hold ADC.

Note: The ADC module needs to be disabled before modifying the AD12B bit.

22.1 Key Features

The 10-bit ADC configuration has the following key features:

- Successive Approximation (SAR) conversion
- Conversion speeds of up to 1.1 Msps
- Up to nine analog input pins
- External voltage reference input pins
- Simultaneous sampling of up to four analog input pins
- Automatic Channel Scan mode
- Selectable conversion trigger source
- Selectable Buffer Fill modes
- Four result alignment options (signed/unsigned, fractional/integer)
- · Operation during CPU Sleep and Idle modes

The 12-bit ADC configuration supports all the above features, except:

- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only one sample/hold amplifier in the 12-bit configuration, so simultaneous sampling of multiple channels is not supported.

Depending on the particular device pinout, the ADC can have up to nine analog input pins, designated AN0 through AN8. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs can be shared with other analog input pins. The actual number of analog input pins and external voltage reference input configuration depends on the specific device.

Block diagrams of the ADC module are shown in Figure 22-1 and Figure 22-2.

22.2 ADC Initialization

The following configuration steps should be performed.


- 1. Configure the ADC module:
 - a) Select port pins as analog inputs (AD1PCFGH<15:0> or AD1PCFGL<15:0>)
 - b) Select voltage reference source to match expected range on analog inputs (AD1CON2<15:13>)
 - c) Select the analog conversion clock to match desired data rate with processor clock (AD1CON3<7:0>)
 - d) Determine how many S/H channels is used (AD1CON2<9:8> and AD1PCFGH<15:0> or AD1PCFGL<15:0>)
 - e) Select the appropriate sample/conversion sequence (AD1CON1<7:5> and AD1CON3<12:8>)
 - f) Select how conversion results are presented in the buffer (AD1CON1<9:8>)
 - g) Turn on ADC module (AD1CON1<15>)
- 2. Configure ADC interrupt (if required):
 - a) Clear the AD1IF bit
 - b) Select ADC interrupt priority

22.3 ADC and DMA


If more than one conversion result needs to be buffered before triggering an interrupt, DMA data transfers can be used. ADC1 can trigger a DMA data transfer. If ADC1 is selected as the DMA IRQ source, a DMA transfer occurs when the AD1IF bit gets set as a result of an ADC1 sample conversion sequence.

The SMPI<3:0> bits (AD1CON2<5:2>) are used to select how often the DMA RAM buffer pointer is incremented.

The ADDMABM bit (AD1CON1<12>) determines how the conversion results are filled in the DMA RAM buffer area being used for ADC. If this bit is set, DMA buffers are written in the order of conversion. The module provides an address to the DMA channel that is the same as the address used for the non-DMA standalone buffer. If the ADDMABM bit is cleared, then DMA buffers are written in Scatter/Gather mode. The module provides a scatter/gather address to the DMA channel, based on the index of the analog input and the size of the DMA buffer.








查询FIGURE 32-2:28MC 80 C1 MOPULE BLOCK DIAGRAM FOR dsPIC33FJ32MC302, dsPIC33FJ64MC202/802 AND dsPIC33FJ128MC202/802 DEVICES

查询床 22-33FJ128AD60CONVERSION CLOCK PERIOD BLOCK DIAGRAM



查询REGISTER 2228MC8AD供应商 ADC1 CONTROL REGISTER 1

R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0		
ADON		ADSIDL	ADDMABM		AD12B	FORM	1<1:0>		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/C-0 HC, HS		
	SSRC<2:0>					HC,HS H			
bit 7	55RC<2.02		—	SIMSAM	ASAIVI	SAIVIP	DONE		
							DIL		
Legend:		HC = Cleared	by hardware	HS = Set by	hardware				
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'			
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unki	nown		
bit 15		Operating Moo dule is operatii							
bit 14	Unimplemen	nted: Read as	0'						
bit 13	ADSIDL: Sto	p in Idle Mode	bit						
			eration when de		lle mode				
bit 12	1 = DMA buf channel 0 = DMA buf	that is the sam ffers are writter	uild Mode bit n in the order of e as the addres n in Scatter/Gat ased on the inde	s used for the her mode. The	non-DMA stan module provi	d-alone buffer des a scatter/g	ather addres		
bit 11		nted: Read as '			g input and the				
bit 10	-		eration Mode bit	ł					
	1 = 12-bit, 1-	-channel ADC	operation						
bit 9-8	FORM<1:0>:	: Data Output F	ormat bits						
	10 = Fraction 01 = Signed	fractional (Dounal (Dounal (Dounal (Dounal data) finteger (Dounal data)	T = sddd dddo dd dddd dd00 = ssss sssd 00dd dddd o) 0000) dddd dddd, v		-			
	10 = Fraction 01 = Signed	fractional (Dounal) fractional (Dounal) fractional (Dounal) fractional (Dounal)	T = sddd dddo dd dddd dddo = ssss sddd dddd dddd o	1 0000) dddd dddd, v					
bit 7-5	00 = Integer (DOUT = 0000 dddd dddd dddd) SSRC<2:0>: Sample Clock Source Select bits								
	111 = Interna 110 = Reserv 101 = Motor 100 = GP tim	al counter ends ved Control PWM2 ner (Timer5 for	sampling and s interval ends s ADC1) compare	starts conversi ampling and s e ends samplii	tarts conversio	n onversion			
	010 = GP tim 001 = Active	ner (Timer3 for transition on I	ADC1) compare NT0 pin ends sa nds sampling a	e ends samplin ampling and st	ng and starts co arts conversion	onversion			

TER 22-J:12 AD 80 0 M AT CONTROL REGISTER 1 (CONTINUED)

bit 3	SIMSAM: Simultaneous Sample Select bit (only applicable when CHPS<1:0> = 01 or 1x)
	When AD12B = 1, SIMSAM is: U-0, Unimplemented, Read as '0' 1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS<1:0> = 1x); or
	Samples CH0 and CH1 simultaneously (when CHPS<1:0> = 01) 0 = Samples multiple channels individually in sequence
bit 2	ASAM: ADC Sample Auto-Start bit
	 1 = Sampling begins immediately after last conversion. SAMP bit is auto-set 0 = Sampling begins when SAMP bit is set
bit 1	SAMP: ADC Sample Enable bit
	 1 = ADC sample/hold amplifiers are sampling 0 = ADC sample/hold amplifiers are holding If ASAM = 0, software can write '1' to begin sampling. Automatically set by hardware if ASAM = 1. If SSRC = 000, software can write '0' to end sampling and start conversion. If SSRC ≠ 000, automatically cleared by hardware to end sampling and start conversion.
bit 0	DONE: ADC Conversion Status bit
	 1 = ADC conversion cycle is completed 0 = ADC conversion not started or in progress Automatically set by hardware when ADC conversion is complete. Software can write '0' to clear DONE status (software not allowed to write '1'). Clearing this bit does NOT affect any operation in progress. Automatically cleared by hardware at start of a new conversion.

查询REGISTER 2222MC& AD 性 如 ADC1 CONTROL REGISTER 2

R/W-0	R/V	V-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
	VCFG<2:0>		—		CSCNA	CHPS	<1:0>			
bit 15								bit 8		
R-0	U-	-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
BUFS		_		SMPI	<3:0>		BUFM	ALTS		
bit 7								bit 0		
Legend:										
R = Readab			W = Writabl			mented bit, read				
-n = Value a	t POR		'1' = Bit is s	et	'0' = Bit is cl	eared	x = Bit is unkr	IOWN		
bit 15-13	VCEG	-2.02.0	Convertor V	oltage Reference	Configuration	bite				
DIL 15-15	VCFG	1		-						
			DREF+	ADREF-	_					
	000			Avss	_					
	001		nal VREF+ Avdd	Avss External VREF-	_					
	010		nal VREF+	External VREF-	_					
	1xx		Avdd	Avss	_					
bit 12-11	Unimp	lement	ted: Read as	s '0'						
bit 10				tions for CH0+ d	uring Sample	A bit				
		an inpu	•		annig eanipie					
		•	an inputs							
bit 9-8	CHPS	<1:0>: \$	Selects Chai	nnels Utilized bits	;					
				<1:0> is: U-0, Un	implemente	d, Read as '0'				
			CH0, CH1, CH0 and CH	CH2 and CH3						
		onverts								
bit 7	BUFS:	Buffer	Fill Status bi	t (only valid wher	n BUFM = 1)					
				buffer 0x8-0xF,						
			, ,	y buffer 0x0-0x7,	user should a	ccess data in 0	(8-0xF			
bit 6	-		ted: Read as							
bit 5-2				ment Rate for DM	IA Addresses	bits or number	of sample/conv	version		
		operations per interrupt 1111 =Increments the DMA address or generates interrupt after completion of every 16th sample/								
		conversion operation								
	1110 =	1110 =Increments the DMA address or generates interrupt after completion of every 15th sample/								
	•	conver	rsion operati	on						
	•									
	•			A						
				A address after o A address after o						
bit 1			Fill Mode Se							
-				address 0x0 on fi	rst interrupt a	nd 0x8 on next i	nterrupt			
			-	uffer at address 0			·			
bit 0			-	nple Mode Select						
				elects for Sample		nple and Sample	e B on next sar	nple		
	0 = Ah	ways us	ses channel	input selects for	Sample A					

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC		_			SAMC<4:0>	1)	
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ADCS	<7:0> ⁽²⁾			
oit 7							bit
_egend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, re	ad as '0'	
n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
pit 15	1 = ADC inte	Conversion Clo rnal RC clock rived from syste					
oit 14-13	Unimplemer	nted: Read as 'o)'				
oit 12-8	SAMC<4:0>	: Auto Sample T	īme bits ⁽¹⁾				
	11111 = 31 [·]	Tad					
	•						
	•						
	•						
	00001 = 1 T/ 00000 = 0 T/						
bit 7-0	ADCS<7:0>:	ADC Conversion	on Clock Sele	ct bits ⁽²⁾			
	11111111 =	Reserved					
	•						
	•						
	•						
	•						
	01000000 = 00111111 =	Reserved Tcy · (ADCS<	7:0> + 1) = 64	• Tcy = Tad			
	•						
	•						
	•	T (1000		T T			
		TCY · (ADCS<					
	0000001 -	TCY · (ADCS<)	$7 \cdot 0 > + 1 = 2$	$\cdot I \cap V = I \wedge D$			

TREGISTER 22-3.12 ADTCONSTATE C1 CONTROL REGISTER 3

2: This bit is not used if AD1CON3<15> (ADRC) = 1.

查询REGISTER 1224 MC 800 花 GN南 ADC1 CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	_	—		DMABL<2:0>	
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	eared	x = Bit is unkr	nown

bit 15-3 Unimplemented: Read as '0'

bit 2-0

DMABL<2:0>: Selects Number of DMA Buffer Locations per Analog Input bits

111 = Allocates 128 words of buffer to each analog input

110 = Allocates 64 words of buffer to each analog input

101 = Allocates 32 words of buffer to each analog input

100 = Allocates 16 words of buffer to each analog input

011 = Allocates 8 words of buffer to each analog input

010 = Allocates 4 words of buffer to each analog input

001 = Allocates 2 words of buffer to each analog input 000 = Allocates 1 word of buffer to each analog input

^{© 2009} Microchip Technology Inc.

TER 22-5.12 AD 10 HS123 AD 10 INPUT CHANNEL 1, 2, 3 SELECT REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
—	_	—	—	—	CH123N	IB<1:0>	CH123SB			
bit 15							bit			
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
_	_		_	_	CH123N	IA<1:0>	CH123SA			
bit 7							bit			
Legend:										
R = Readable	bit	W = Writable b	it	U = Unimplei	mented bit, read	d as '0'				
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown			
bit 15-11	Unimplemer	nted: Read as '0								
bit 10-9	-	:0>: Channel 1, 2		Innut Select fo	or Sample B bits	2				
nt 10-3			-	-	-					
		2MC302, dsPIC	33FJ64MC20	02/802 and dsi	7IC33FJ128MC	202/802 devi	ces only:			
	$\frac{\text{If AD12B} = 1}{11 = \text{Person}}$									
	11 = Reserve									
	10 = Reserve									
	01 = Reserve									
	00 = Reserved									
	If AD12B = 0									
	11 = Reserved									
	10 = Reserve									
		H2, CH3 negativ H2, CH3 negativ								
	00 - CITI, CI	riz, Cris negativ		EF-						
		2MC304, dsPIC	33FJ64MC2	04/804 and dsl	PIC33FJ128MC	204/804 devi	ces only:			
	If AD12B = 1	-								
	11 = Reserve									
	10 = Reserve									
	01 = Reserved									
	00 = Reserve	ed								
	If AD12B = 0:									
	11 = Reserved									
	10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8 01 = CH1, CH2, CH3 negative input is VREF-									
		H2, CH3 negativ	•							
bit 8	CH123SB: Channel 1, 2, 3 Positive Input Select for Sample B bit									
	<u>If AD12B = 1:</u>									
	1 = Reserved									
	0 = Reserved	1								
	0 = Reserved	<u>:</u>	0110		0.10					
	0 = Reserved If AD12B = 0 1 = CH1 posi	<u>:</u> itive input is AN3			•	•				
	0 = Reserved <u>If AD12B = 0</u> 1 = CH1 posi 0 = CH1 posi	<u>:</u> itive input is AN3 itive input is AN0	, CH2 positiv		•	•				
bit 7-3	0 = Reserved <u>If AD12B = 0</u> 1 = CH1 posi 0 = CH1 posi	<u>:</u> itive input is AN3	, CH2 positiv		•	•				

查询Register 225MCAD 饶丽 223: ADC1 INPUT CHANNEL 1, 2, 3 SELECT REGISTER (CONTINUED)

bit 2-1

CH123NA<1:0>: Channel 1, 2, 3 Negative Input Select for Sample A bits dsPIC33FJ32MC302, dsPIC33FJ64MC202/802 and dsPIC33FJ128MC202/802 devices only: If AD12B = 1:

- 11 = Reserved
- 10 = Reserved
- 01 = Reserved
- 00 = Reserved

If AD12B = 0:

- 11 = Reserved
- 10 = Reserved
- 01 = CH1, CH2, CH3 negative input is VREF-
- 00 = CH1, CH2, CH3 negative input is VREF-

dsPIC33FJ32MC304, dsPIC33FJ64MC204/804 and dsPIC33FJ128MC204/804 devices only: If AD12B = 1:

11 = Reserved 10 = Reserved 01 = Reserved 00 = Reserved

If AD12B = 0:

- 11 = Reserved
- 10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8 01 = CH1, CH2, CH3 negative input is VREF-
- 00 = CH1, CH2, CH3 negative input is VREF-

bit 0 CH123SA: Channel 1, 2, 3 Positive Input Select for Sample A bit

If AD12B = 1:

- 1 = Reserved
- 0 = Reserved

If AD12B = 0:

- 1 = CH1 positive input is AN3, CH2 positive input is AN4, CH3 positive input is AN5
- 0 = CH1 positive input is AN0, CH2 positive input is AN1, CH3 positive input is AN2

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NB	_	_			CH0SB<4:0>	•	
bit 15							bit 8
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NA		—			CH0SA<4:0>	•	
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	ıd as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown
	CH0SB<4:0 dsPIC33FJ3	nted: Read as ' >: Channel 0 Po 2MC304, dsPlo	ositive Input Se C33FJ64MC20	•		C204/804 devic	es only:
	CH0SB<4:0 dsPIC33FJ3 01000 = Cha	>: Channel 0 Po 2MC304, dsPl0 annel 0 positive annel 0 positive	ositive Input Se C33FJ64MC20 input is AN8 input is AN2	•		C204/804 devic	es only:
bit 14-13 bit 12-8	CH0SB<4:0 dsPIC33FJ3 01000 = Cha	>: Channel 0 Po 22MC304, dsPlo annel 0 positive annel 0 positive annel 0 positive annel 0 positive	ositive Input Se C33FJ64MC20 input is AN8 input is AN2 input is AN1 input is AN0	04/804 and ds	PIC33FJ128M		-
	CH0SB<4:0 dsPIC33FJ3 01000 = Cha	>: Channel 0 Po 2MC304, dsPl0 annel 0 positive annel 0 positive annel 0 positive	input is AN2 input is AN2 input is AN1 input is AN1 input is AN0 C33FJ64MC20	04/804 and ds	PIC33FJ128M		
	CH0SB<4:0 dsPIC33FJ3 01000 = Cha	Channel 0 Po 2MC304, dsPlo annel 0 positive annel 0 positive annel 0 positive annel 0 positive annel 0 positive	input is AN2 input is AN2 input is AN1 input is AN1 input is AN0 C33FJ64MC20	04/804 and ds	PIC33FJ128M		-
	CH0SB<4:0: dsPIC33FJ3 01000 = Cha	Channel 0 Po 2MC304, dsPlo annel 0 positive annel 0 positive annel 0 positive annel 0 positive annel 0 positive	input is AN2 input is AN2 input is AN1 input is AN0 C33FJ64MC20 input is AN5 input is AN5	04/804 and ds	PIC33FJ128M		-
	CH0SB<4:0: dsPIC33FJ3 01000 = Cha	>: Channel 0 Po 22MC304, dsPlo annel 0 positive annel 0 positive annel 0 positive 22MC302, dsPlo annel 0 positive annel 0 positive annel 0 positive annel 0 positive	input is AN2 input is AN2 input is AN1 input is AN0 C33FJ64MC20 input is AN0 C33FJ64MC20 input is AN5 input is AN1 input is AN1 input is AN0. e Input Select it is AN1	04/804 and dsl	PIC33FJ128M		-

查询REGISTER 2226MC AD1 KHSE ADC1 INPUT CHANNEL 0 SELECT REGISTER (CONTINUED)

bit 4-0	CH0SA<4:0>: Channel 0 Positive Input Select for Sample A bits dsPIC33FJ32MC304, dsPIC33FJ64MC204/804 and dsPIC33FJ128MC204/804 devices only: 01000 = Channel 0 positive input is AN8
	•
	•
	•
	00010 = Channel 0 positive input is AN2
	00001 = Channel 0 positive input is AN1
	00000 = Channel 0 positive input is AN0
	dsPIC33FJ32MC302, dsPIC33FJ64MC202/802 and dsPIC33FJ128MC202/802 devices only: 00101 = Channel 0 positive input is AN5
	•
	•
	•

00010 = Channel 0 positive input is AN2 00001 = Channel 0 positive input is AN1

00000 = Channel 0 positive input is AN0

TER 22-7:12 00 00 55 0 ADC1 INPUT SCAN SELECT REGISTER LOW(1,2)	
ALGIOTER 22-0 AD 1000ELABOT INTOT OCAN DELECT RECIDIER EOM	

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	—	—	_	—	_		CSS8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0
bit 7	•						bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	eared	x = Bit is unk	nown

bit 15-9 Unimplemented: Read as '0'

bit 8-0 CSS<8:0>: ADC Input Scan Selection bits

1 = Select ANx for input scan

0 = Skip ANx for input scan

Note 1: On devices without nine analog inputs, all AD1CSSL bits can be selected by user application. However, inputs selected for scan without a corresponding input on device converts VREFL.

2: CSSx = ANx, where x = 0 through 8.

REGISTER 22-8: AD1PCFGL: ADC1 PORT CONFIGURATION REGISTER LOW^(1,2,3)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	_	_	_	_	_	_	PCFG8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0
bit 7		•	•		•	•	bit 0
Logond:							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-9 Unimplemented: Read as '0'

bit 8-0 PCFG<8:0>: ADC Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexer connected to AVss

 ${\scriptstyle 0}$ = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

- **Note 1:** On devices without nine analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.
 - **2:** PCFGx = ANx, where x = 0 through 8.
 - **3:** PCFGx bits have no effect if ADC module is disabled by setting ADxMD bit in the PMDx register. In this case, all port pins are multiplexed with ANx will be in Digital mode.

查询路和CAUDIO和GITALTO-ANALOG CONVERTER (DAC)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 33. Audio Digi-(DAC)" tal-to-Analog Converter (DS70211) of the dsPIC33F/PIC24H Family Reference Manual, which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Audio Digital-to-Analog Converter (DAC) module is a 16-bit Delta-Sigma signal converter designed for audio applications. It has two output channels, left and right to support stereo applications. Each DAC output channel provides three voltage outputs, positive DAC output, negative DAC output, and the midpoint voltage dsPIC33FJ64MC804 output for the and dsPIC33FJ128MC804 devices. The dsPIC33FJ64MC802 and dsPIC33FJ128MC802 devices provide positive DAC output and negative DAC output voltages.

23.1 KEY FEATURES

- 16-bit resolution (14-bit accuracy)
- Second-Order Digital Delta-Sigma Modulator
- · 256 X Over-Sampling Ratio
- 128-Tap FIR Current-Steering Analog Reconstruction Filter
- 100 KSPS Maximum Sampling Rate
- User controllable Sample Clock
- Input Frequency 45 kHz max
- Differential Analog Outputs
- Signal-To-Noise: 90 dB
- 4-deep input Buffer
- 16-bit Processor I/O, and DMA interfaces

23.2 DAC Module Operation

The functional block diagram of the Audio DAC module is shown in Figure 23-1. The Audio DAC module provides a 4-deep data input FIFO buffer for each output channel. If the DMA module and/or the processor cannot provide output data in a timely manner, and the FIFO becomes empty, the DAC accepts data from the DAC Default Data register (DACDFLT). This safety feature is useful for industrial control applications where the DAC output controls an important processor or machinery. The DACDFLT register should be initialized with a "safe" output value. Often the safe output value is either the midpoint value (0x8000) or a zero value (0x0000).

The digital interpolator up-samples the input signals, where the over-sampling ratio is 256x which creates data points between the user supplied data points. The interpolator also includes processing by digital filters to provide "noise shaping" to move the converter noise above 20 kHz (upper limit of the pass band). The output of the interpolator drives the Sigma-Delta modulator. The serial data bit stream from the Sigma-Delta modulator is processed by the reconstruction filter. The differential outputs of the reconstruction filter are amplified by Op Amps to provide the required peak-to-peak voltage swing.

Note: The DAC module is designed specifically for audio applications and is not recommended for control type applications.

23.3 DAC Output Format

The DAC output data stream can be in a two's complement signed number format or as an unsigned number format.

The Audio DAC module features the ability to accept the 16-bit input data in a two's complement signed number format or as an unsigned number format. The data formatting is controlled by the Data Format Control (FORM<8>) bit in the DAC1CON register. The supported formats are:

- 1 = Signed (two's complement)
- 0 = Unsigned

If the FORM bit is configured for "Unsigned data" then the user input data yields the following behavior:

- 0xFFFF = most positive output voltage
- 0x8000 = mid point output voltage
- 0x7FFF = a value just below the midpoint
- 0x0000 = minimum output voltage

If the FORM bit is configured for "signed data" then the user input data yields the following behavior:

- 0x7FFF = most positive output voltage
- 0x0000 = mid point output voltage
- 0xFFFF = value just below the midpoint
- 0x8000 = minimum output voltage

The Audio DAC provides an analog output proportional to the digital input value. The maximum 100,000 samples per second (100 ksps) update rate provides good quality audio reproduction.

23.4 DAC CLOCK 查询dsPIC33FJ128MC804供应商 The DAC clock signal clocks the internal logic of the

Audio DAC module. The data sample rate of the Audio DAC is an integer division of the rate of the DAC clock. The DAC clock is generated via a clock divider circuit that accepts an auxiliary clock from the auxiliary oscillator. The divisor ratio is programmed by clock divider bits (DACFDIV<6:0>) in the DAC Control register (DAC1CON). The resulting DAC clock must not exceed 25.6 MHz. If lower sample rates are to be used, then the DAC filter clock frequency may be reduced to reduce power consumption. The DAC clock frequency is 256 times the sampling frequency.







FIGURE 23-2: AUDIO DAC OUTPUT FOR RAMP INPUT (UNSIGNED)



查询**REGISTER** 2328MC 20AC CONTROL REGISTER U-0 R/W-0 U-0 R/W-0 R/W-0 U-0 U-0 R/W-0 DACEN AMPON FORM DACSIDL bit 15 bit 8 U-0 R/W-0 R/W-0 R/W-0 R/W-0 **R/W-1** R/W-0 R/W-1 DACFDIV<6:0> _ bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 DACEN: DAC1 Enable bit 1 = Enables module 0 = Disables module bit 14 Unimplemented: Read as '0' bit 13 DACSIDL: Stop in Ideal Mode bit 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode bit 12 AMPON: Enable Analog Output Amplifier in Sleep Mode/Stop-in Idle Mode 1 = Analog Output Amplifier is enabled during Sleep Mode/Stop-in Idle mode 0 = Analog Output Amplifier is disabled during Sleep Mode/Stop-in Idle mode bit 11-9 Unimplemented: Read as '0' bit 8 FORM: Data Format Select bit 1 = Signed integer 0 = Unsigned integer Unimplemented: Read as '0' bit 7 bit 6-0 DACFDIV<6:0>: DAC Clock Divider 1111111 = Divide input clock by 128 0000101 = Divide input clock by 6 (default) 0000010 = Divide input clock by 3

0000001 = Divide input clock by 2

0000000 = Divide input clock by 1 (no divide)

R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R-0	R-0			
LOEN	—	LMVOEN	—	—	LITYPE	LFULL	LEMPTY			
bit 15				•			bit			
R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R-0	R-0			
ROEN		RMVOEN	_	_	RITYPE	RFULL	REMPTY			
bit 7							bit (
Legend:										
R = Readable	e bit	W = Writable b	it	U = Unimple	mented bit, rea	d as '0'				
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unk	nown			
bit 15		Channel DAC out	•							
		e and negative DA utputs are disabled		re enabled						
bit 14		•								
bit 13	Unimplemented: Read as '0' LMVOEN: Left Channel Midpoint DAC output voltage enable									
		nt DAC output is e								
h:: 40.44	•	nt output is disable								
bit 12-11	Unimplemented: Read as '0' LITYPE: Left Channel Type of Interrupt									
bit 10		ot if FIFO is EMPT	-							
		ot if FIFO is NOT F								
bit 9	LFULL: Status, Left Channel Data input FIFO is FULL									
	1 = FIFO is 0 = FIFO is									
bit 8			al Data innut		ΓV					
Dit O	LEMPTY: Status, Left Channel Data input FIFO is EMPTY 1 = FIFO is Empty									
	0 = FIFO is									
bit 7	ROEN: Right Channel DAC output enable									
		e and negative DA utputs are disabled	•	re enabled						
bit 6		ented: Read as '0'								
bit 5	•	Right Channel Mic		output voltage	enable					
	1 = Midpoir	nt DAC output is e	nabled							
	•	nt output is disable								
bit 4-3	-	ented: Read as '0'								
bit 2		ght Channel Type								
		ot if FIFO is EMPT ot if FIFO is NOT F								
bit 1	-	itus, Right Channe		FIFO is FULL						
	1 = FIFO i		-							
		s not Full								
bit 0		Status, Right Chan	nel Data inp	ut FIFO is EM	PTY					

查询REGISTER 2323MC 创入供应F 简: DAC DEFAULT DATA REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DAC1D	FLT<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DAC1)FLT<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	it	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-0 DACDFLT: DAC Default Value

REGISTER 23-4: DAC1LDAT: DAC LEFT DATA REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DAC1LI	DAT<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DAC1L	DAT<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bi	it	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 DACLDAT: Left Channel Data Port

REGISTER 23-5: DAC1RDAT: DAC RIGHT DATA REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DAC1R	DAT<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DAC1F	RDAT<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bi	t	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown

bit 15-0 DACRDAT: Right Channel Data Port 查句ESPIC33FJ128MC804供应商


查询24.01C3COMPARATOR MODULE

- Note 1: This data sheet summarizes the features dsPIC33FJ32MC302/304, of the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data "Section sheet, refer to 34. Comparator" (DS70212) of the "dsPIC33F/PIC24H Family Reference Manual", , which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

The Comparator module provides a set of dual input comparators. The inputs to the comparator can be configured to use any one of the four pin inputs (C1IN+, C1IN-, C2IN+ and C2IN-) as well as the Comparator Voltage Reference Input (CVREF).

Note: This peripheral contains output functions that may need to be configured by the peripheral pin select feature. For more information, see Section 11.6 "Peripheral Pin Select".





© 2009 Microchip Technology Inc.

查询dsPIC33FJ128MC804供应商 REGISTER 24-1: CMCON: COMPARATOR CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
CMIDL	—	C2EVT	C1EVT	C2EN	C1EN	C2OUTEN ⁽¹⁾	C1OUTEN ⁽²⁾					
bit 15							bit 8					
		5444.0		5444	D 444 0	5444.0	5444.0					
R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
C2OUT	C10UT	C2INV	C1INV	C2NEG	C2POS	C1NEG	C1POS					
bit 7							bit (
Legend:												
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	ıd as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown					
bit 15	•	in Idle Mode										
					nerate interrup	ots. Module is sti	ll enabled					
bit 14		e normal modul	•	i idie mode								
bit 13	Unimplemented: Read as '0' C2EVT: Comparator 2 Event											
DIL 13		•										
	 1 = Comparator output changed states 0 = Comparator output did not change states 											
bit 12	C1EVT: Comparator 1 Event											
	1 = Comparator output changed states											
	0 = Compara	ator output did	not change st	ates								
bit 11	C2EN: Comparator 2 Enable											
	•	ator is enabled ator is disabled										
bit 10		parator 1 Enable	2									
	-											
	 1 = Comparator is enabled 0 = Comparator is disabled 											
bit 9	C2OUTEN: (Comparator 2 C	utput Enable	(1)								
	1 = Comparator output is driven on the output pad											
		ator output is no		• •								
bit 8		Comparator 1 C	•									
	•	ator output is dr ator output is no										
bit 7		nparator 2 Outp		ie output pau								
	When C2INV	• •										
	1 = C2 VIN+	> C2 VIN-										
	0 = C2 VIN+											
	$\frac{\text{When C2INV}}{0 = C2 \text{VIN+}}$											
	1 = C2 VIN+ 1 = C2 VIN+											
					_							
Note 1 If	C20UTEN = 1	the C20UT	nerinheral o	utnut must ha	configured to	an available	DDv nin Sa					

- **Note 1:** If C2OUTEN = 1, the C2OUT peripheral output must be configured to an available RPx pin. See **Section 11.6 "Peripheral Pin Select"** for more information.
 - 2: If C1OUTEN = 1, the C1OUT peripheral output must be configured to an available RPx pin. See Section 11.6 "Peripheral Pin Select" for more information.

查询REGISTER 2428MC & MGON COMPARATOR CONTROL REGISTER (CONTINUED)

bit 6	C10UT: Comparator 1 Output bit
	When C1INV = 0:
	1 = C1 VIN+ > C1 VIN-
	0 = C1 Vin + < C1 Vin
	$\frac{\text{When C1INV} = 1:}{0 = \text{C1 VIN} + \text{C1 VIN}}$
	1 = C1 VIN+ < C1 VIN-
bit 5	C2INV: Comparator 2 Output Inversion bit
	1 = C2 output inverted
	0 = C2 output not inverted
bit 4	C1INV: Comparator 1 Output Inversion bit
	1 = C1 output inverted
	0 = C1 output not inverted
bit 3	C2NEG: Comparator 2 Negative Input Configure bit
	1 = Input is connected to VIN+
	0 = Input is connected to VIN- See Figure 24-1 for the comparator modes.
bit 2	C2POS: Comparator 2 Positive Input Configure bit
	1 = Input is connected to VIN+
	0 = Input is connected to CVREF
	See Figure 24-1 for the comparator modes.
bit 1	C1NEG: Comparator 1 Negative Input Configure bit
	1 = Input is connected to VIN+
	0 = Input is connected to VIN-
	See Figure 24-1 for the comparator modes.
bit 0	C1POS: Comparator 1 Positive Input Configure bit
	1 = Input is connected to VIN+
	0 = Input is connected to CVREF
	See Figure 24-1 for the comparator modes.
Note 1:	If C2OUTEN = 1, the C2OUT peripheral output must be configured to an available RPx pin. See
	Section 11.6 "Peripheral Pin Select" for more information.

2: If C1OUTEN = 1, the C1OUT peripheral output must be configured to an available RPx pin. See Section 11.6 "Peripheral Pin Select" for more information.

© 2009 Microchip Technology Inc.

249 ds Comparaton Woltage Reference


24.1.1 CONFIGURING THE COMPARATOR VOLTAGE REFERENCE

The voltage reference module is controlled through the CVRCON register (Register 24-2). The comparator voltage reference provides two ranges of output voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR3:CVR0), with one range offering finer resolution.

The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.

FIGURE 24-2: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM



U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_		_	—		_	_	_
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVROE	CVRR	CVRSS		CVR	<3:0>	-
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	iown
bit 6	CVROE: Con 1 = CVREF V	ircuit powered on nparator VREF (oltage level is o oltage level is d	Dutput Enable	EF pin			
bit 5	1 = CVRSRC	parator VREF Ra range should b range should b	e 0 to 0.625 C	VRSRC with CV			
bit 4	CVRSS: Con 1 = Compara	 0 = CVRSRC range should be 0.25 to 0.719 CVRSRC with CVRSRC/32 step size CVRSS: Comparator VREF Source Selection bit 1 = Comparator reference source CVRSRC = VREF+ - VREF- 0 = Comparator reference source CVRSRC = AVDD - AVSS 					
bit 3-0	When CVRR CVREF = (CV When CVRR	R<3:0>/ 24) • (CVRSRC)		3:0> ≤ 15 bits		

查词REGISTER 2428-10-804 # CON COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

查句ESPIC33FJ128MC804供应商

查询25.0IC:REALSTIME4.GL/OGK AND CALENDAR (RTCC)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 37. Real-Time Clock and Calendar (RTCC)" (DS70301) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This chapter discusses the Real-Time Clock and Calendar (RTCC) module, available on dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices, and its operation.

The following are some of the key features of this module:

- Time: hours, minutes, and seconds
- 24-hour format (military time)
- · Calendar: weekday, date, month and year
- Alarm configurable
- Year range: 2000 to 2099
- · Leap year correction
- BCD format for compact firmware
- Optimized for low-power operation
- · User calibration with auto-adjust
- Calibration range: ±2.64 seconds error per month
- Requirements: External 32.768 kHz clock crystal
- Alarm pulse or seconds clock output on RTCC pin

The RTCC module is intended for applications where accurate time must be maintained for extended periods of time with minimum to no intervention from the CPU. The RTCC module is optimized for low-power usage to provide extended battery lifetime while keeping track of time.

The RTCC module is a 100-year clock and calendar with automatic leap year detection. The range of the clock is from 00:00:00 (midnight) on January 1, 2000 to 23:59:59 on December 31, 2099.

The hours are available in 24-hour (military time) format. The clock provides a granularity of one second with half-second visibility to the user.




FIGURE 25-1: RTCC BLOCK DIAGRAM

25 Ads IRTCOF Modules Registers

The RTCC module registers are organized into three categories:

- RTCC Control Registers
- RTCC Value Registers
- Alarm Value Registers

25.1.1 REGISTER MAPPING

To limit the register interface, the RTCC Timer and Alarm Time registers are accessed through corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTR bits (RCFGCAL<9:8>) to select the desired timer register pair (see Table 25-1).

By writing the RTCVALH byte, the RTCC Pointer value, RTCPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the MINUTES and SECONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 25-1: RTCVAL REGISTER MAPPING

RTCPTR	RTCC Value Register Window				
<1:0>	RTCVAL<15:8>	RTCVAL<7:0>			
0 0	MINUTES	SECONDS			
01	WEEKDAY	HOURS			
10	MONTH	DAY			
11	—	YEAR			

The Alarm Value register window (ALRMVALH and ALRMVALL) uses the ALRMPTR bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 25-2).

By writing the ALRMVALH byte, the Alarm Pointer value, ALRMPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the ALRMMIN and ALRMSEC value will be accessible through ALRMVALH and ALRMVALL until the pointer value is manually changed.

TABLE 25-2: ALRMVAL REGISTER MAPPING

ALRMPTR	Alarm Value Register Window				
<1:0>	ALRMVAL<15:8>	ALRMVAL<7:0>			
0 0	ALRMMIN	ALRMSEC			
01	ALRMWD	ALRMHR			
10	ALRMMNTH	ALRMDAY			
11	_	_			

Considering that the 16-bit core does not distinguish between 8-bit and 16-bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL bytes will decrement the ALRMPTR<1:0> value. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> being decremented.

Note:	This only applies to read operations and
	not write operations.

25.1.2 WRITE LOCK

In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RCFGCAL<13>) must be set (refer to Example 25-1).

Note: To avoid accidental writes to the timer, it is recommended that the RTCWREN bit (RCFGCAL<13>) is kept clear at any other time. For the RTCWREN bit to be set, there is only 1 instruction cycle time window allowed between the 55h/AA sequence and the setting of RTCWREN; therefore, it is recommended that code follow the procedure in Example 25-1.

EXAMPLE 25-1: SETTING THE RTCWREN BIT

MOV	#NVMKEY, W1	;move the address of NVMKEY into W1
MOV	#0x55, W2	
MOV	#0xAA, W3	
MOV	W2, [W1]	;start 55/AA sequence
MOV	W3, [W1]	
BSET	RCFGCAL, #13	;set the RTCWREN bit

RTCEN ⁽²⁾				R-0	R/W-0	R/W-0	R/W-			
	—	RTCWREN	RTCSYNC	HALFSEC ⁽³⁾	RTCOE	RTCPT	R<1:0>			
bit 15										
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-			
bit 7			CAL	_<7:0>						
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpleme	ented bit, read	as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkr	nown			
bit 15	RTCEN: RT	CC Enable bit ⁽²⁾)							
		module is enable module is disable								
bit 14	Unimpleme	nted: Read as '	0'							
bit 13	RTCWREN: RTCC Value Registers Write Enable bit									
				an be written to b re locked out fror		n to by the use	-			
bit 12	 RTCSYNC: RTCC Value Registers Read Synchronization bit 1 = RTCVALH, RTCVALL and ALCFGRPT registers can change while reading due to a rollover rippl resulting in an invalid data read. If the register is read twice and results in the same data, the data 									
	 can be assumed to be valid 0 = RTCVALH, RTCVALL or ALCFGRPT registers can be read without concern over a rollover ripp 									
bit 11	HALFSEC: Half-Second Status bit ⁽³⁾									
		l half period of a If period of a sec								
bit 10	RTCOE: RT	CC Output Enal	ble bit							
		output enabled output disabled								
bit 9-8	RTCPTR<1	:0>: RTCC Value	e Register Wi	ndow Pointer bits	3					
	Points to the corresponding RTCC Value registers when reading RTCVALH and RTCVALL registers the RTCPTR<1:0> value decrements on every read or write of RTCVALH until it reaches '00'.									
	RTCVAL<15:8>: 00 = MINUTES									
	01 =WEEKDAY 10 =MONTH									
	11 =Reserved									
	RTCVAL<7: 00 =SECON	NDS								
	01 =HOURS 10 =DAY	5								
	10 -DAT 11 =YEAR									

3: This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

建氏GISTER 25/1 12 RCEGCALIREC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾ (CONTINUED)

bit 7-0	CAL<7:0>: RTC Drift Calibration bits
	01111111 =Maximum positive adjustment; adds 508 RTC clock pulses every one minute
	•
	•
	•
	00000001 =Minimum positive adjustment; adds 4 RTC clock pulses every one minute 00000000 =No adjustment 11111111 =Minimum negative adjustment; subtracts 4 RTC clock pulses every one minute
	•
	•
	•
	10000000 =Maximum negative adjustment; subtracts 512 RTC clock pulses every one minute

- Note 1: The RCFGCAL register is only affected by a POR.
 - 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
 - **3:** This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

查询REGISTER 2522MC 和400 配商 PAD CONFIGURATION CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—		_	_	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	—	—		—	_	RTSECSEL ⁽¹⁾	PMPTTL
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unknow	wn

bit 15-2 Unimplemented: Read as '0'

bit 1	RTSECSEL: RTCC Seconds Clock Output Select bit ⁽¹⁾
	 1 = RTCC seconds clock is selected for the RTCC pin 0 = RTCC alarm pulse is selected for the RTCC pin
bit 0	PMPTTL: PMP Module TTL Input Buffer Select bit
	1 = PMP module uses TTL input buffers
	O — DMD mandula usan Cabasitt Trianan input buffara

0 = PMP module uses Schmitt Trigger input buffers

Note 1: To enable the actual RTCC output, the RTCOE (RCFGCAL) bit needs to be set.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
ALRMEN	CHIME		AMA	SK<3:0>		ALRMP [*]	TR<1:0>	
pit 15							bit	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
				T<7:0>				
bit 7							bit	
Legend:								
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown	
bit 15	1 = Alarm is CHIME = 0 = Alarm is	= 0) disabled	ed automatic	ally after an ala	arm event whe	never ARPT<7	:0> = 00h ar	
bit 14	1 = Chime is			re allowed to rol top once they re		n to FFh		
bit 13-10	AMASK<3:0	>: Alarm Mask	Configuration	bits				
	0000 = Ever	y half second						
	0001 = Ever							
	0010 = Every 10 seconds							
	0011 = Ever							
	0101 = Ever							
	0110 = Once							
	0111 = Once							
	1000 = Once				001			
		e a year (except erved – do not u	-	ured for Februa	ry 29th, once e	very 4 years)		
	101x = Rese 11xx = Rese							
		erveo — oo nor u	se					
bit 9-8	ALRMPTR<			Vindow Pointer	bits			
bit 9-8	Points to the	1:0>: Alarm Val corresponding A	ue Register V Narm Value re	Vindow Pointer egisters when re every read or w	ading ALRMVA			
bit 9-8	Points to the the the ALRMPT	1:0>: Alarm Val corresponding A R<1:0> value de <u>5:8>:</u>	ue Register V Narm Value re	gisters when re	ading ALRMVA			
bit 9-8	Points to the the ALRMPT ALRMVAL<1 00 = ALRMM	1:0>: Alarm Val corresponding A R<1:0> value do <u>5:8>:</u> 1IN	ue Register V Narm Value re	gisters when re	ading ALRMVA			
bit 9-8	Points to the the ALRMPT <u>ALRMVAL<1</u> 00 = ALRMM 01 = ALRMW	1:0>: Alarm Val corresponding <i>A</i> R<1:0> value de <u>5:8>:</u> /IIN VD	ue Register V Narm Value re	gisters when re	ading ALRMVA			
bit 9-8	Points to the the ALRMPT <u>ALRMVAL<1</u> 00 = ALRMM 01 = ALRMM 10 = ALRMM	1:0>: Alarm Val corresponding <i>I</i> R<1:0> value de <u>5:8>:</u> /IIN VD INTH	ue Register V Narm Value re	gisters when re	ading ALRMVA			
bit 9-8	Points to the the ALRMPT ALRMVAL<1 00 = ALRMM 01 = ALRMM 10 = ALRMM 11 = Unimple	1:0>: Alarm Val corresponding A R<1:0> value do <u>5:8>:</u> 4IN VD 4NTH emented	ue Register V Narm Value re	gisters when re	ading ALRMVA			
bit 9-8	Points to the the ALRMPT <u>ALRMVAL<1</u> 00 = ALRMM 01 = ALRMM 10 = ALRMM	1:0>: Alarm Val corresponding A R<1:0> value du <u>5:8>:</u> 4IN VD 4NTH emented <u>2:0>:</u>	ue Register V Narm Value re	gisters when re	ading ALRMVA			
bit 9-8	Points to the the ALRMPT ALRMVAL<1 00 = ALRMM 01 = ALRMM 10 = ALRMM 11 = Unimple ALRMVAL<7 00 = ALRMS 01 = ALRMH	1:0>: Alarm Val corresponding A R<1:0> value de <u>5:8>:</u> 1IN VD 1NTH emented <u>:0>:</u> EC IR	ue Register V Narm Value re	gisters when re	ading ALRMVA			
bit 9-8	Points to the the ALRMPT ALRMVAL<1 00 = ALRMM 01 = ALRMM 10 = ALRMM 11 = Unimple ALRMVAL<7 00 = ALRMS 01 = ALRMM 10 = ALRMD	1:0>: Alarm Val corresponding A R<1:0> value do <u>5:8>:</u> 1IN VD 1NTH emented <u>(:0>:</u> EC IR 0AY	ue Register V Narm Value re	gisters when re	ading ALRMVA			
	Points to the the ALRMPT ALRMVAL<1 00 = ALRMM 01 = ALRMM 10 = ALRMM 11 = Unimple ALRMVAL<7 00 = ALRMS 01 = ALRMD 10 = ALRMD 11 = Unimple	1:0>: Alarm Val corresponding A R<1:0> value de <u>5:8>:</u> AIN VD MNTH emented <u>(:0>:</u> EC IR DAY emented	ue Register V Alarm Value re ecrements on	gisters when re every read or w	ading ALRMVA			
	Points to the the ALRMPT ALRMVAL<1 00 = ALRMM 01 = ALRMM 10 = ALRMM 11 = Unimple ALRMVAL<7 00 = ALRMS 01 = ALRMD 11 = Unimple ARPT<7:0>:	1:0>: Alarm Val corresponding A R<1:0> value du <u>5:8>:</u> IIN VD INTH emented <u>(:0>:</u> SEC IR DAY emented Alarm Repeat	Le Register V Alarm Value re ecrements on	egisters when re every read or w	ading ALRMVA			
	Points to the the ALRMPT ALRMVAL<1 00 = ALRMM 01 = ALRMM 10 = ALRMM 11 = Unimple ALRMVAL<7 00 = ALRMS 01 = ALRMD 11 = Unimple ARPT<7:0>:	1:0>: Alarm Val corresponding A R<1:0> value de <u>5:8>:</u> AIN VD MNTH emented <u>(:0>:</u> EC IR DAY emented	Le Register V Alarm Value re ecrements on	egisters when re every read or w	ading ALRMVA			
	Points to the the ALRMPT ALRMVAL<1 00 = ALRMM 01 = ALRMM 10 = ALRMM 11 = Unimple ALRMVAL<7 00 = ALRMS 01 = ALRMD 11 = Unimple ARPT<7:0>:	1:0>: Alarm Val corresponding A R<1:0> value du <u>5:8>:</u> IIN VD INTH emented <u>(:0>:</u> SEC IR DAY emented Alarm Repeat	Le Register V Alarm Value re ecrements on	egisters when re every read or w	ading ALRMVA			
	Points to the the ALRMPT <u>ALRMVAL<1</u> 00 = ALRMM 01 = ALRMM 10 = ALRMM 11 = Unimple <u>ALRMVAL<7</u> 00 = ALRMS 01 = ALRMD 11 = Unimple ARPT<7:0>: 11111111 =	1:0>: Alarm Val corresponding A R<1:0> value du <u>5:8>:</u> IIN VD INTH emented <u>(:0>:</u> SEC IR DAY emented Alarm Repeat Alarm will repe	Le Register V Alarm Value re ecrements on Counter Value at 255 more f	egisters when re every read or w	ading ALRMVA			
bit 9-8 bit 7-0	Points to the the ALRMPT <u>ALRMVAL<1</u> 00 = ALRMM 01 = ALRMM 10 = ALRMM 11 = Unimple <u>ALRMVAL<7</u> 00 = ALRMS 01 = ALRMD 11 = Unimple ARPT<7:0>: 11111111 = • •	1:0>: Alarm Val corresponding A R<1:0> value du <u>5:8>:</u> IIN VD INTH emented :0>: EC IR DAY emented Alarm Repeat Alarm will repe	ue Register V Alarm Value re ecrements on Counter Value at 255 more f	egisters when re every read or w	ading ALRMVA rite of ALRMVA	ALH until it reach	h es '00'.	

查阅你开G32FJ128WC8A处世际商 ADM CONFIGURA -----

查询REGISTER 2524MC RTCVAL 夜VHEN RTCPTR<1:0> = 11): YEAR VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	_	—	—	—	_	—	—	
bit 15							bit 8	
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
YRTEN<3:0>				YRONE<3:0>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'						
-n = Value at POR '1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			

bit 15-8	Unimplemented: Read as '0'
bit 7-4	YRTEN<3:0>: Binary Coded Decimal Value of Year's Tens Digit; contains a value from 0 to 9
bit 3-0	YRONE<3:0>: Binary Coded Decimal Value of Year's Ones Digit; contains a value from 0 to 9

Note 1: A write to the YEAR register is only allowed when RTCWREN = 1.

REGISTER 25-5: RTCVAL (WHEN RTCPTR<1:0> = 10): MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R-x	R-x	R-x	R-x	R-x
—	—	—	MTHTEN0	MTHONE<3:0>			
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN<1:0>			DAYON	IE<3:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12	MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; contains a value of 0 or 1
bit 11-8	MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit; contains a value from 0 to 9
bit 7-6	Unimplemented: Read as '0'
bit 5-4	DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit; contains a value from 0 to 3
bit 3-0	DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit; contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

© 2009 Microchip Technology Inc.

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

查爸哈TER 25-6:12 张作&VA供(城)在N RTCPTR<1:0> = 01): WKDYHR: WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
	—	—	_	—		WDAY<2:0>	
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	—	HRTEN	HRTEN<1:0>		HRONE<3:0>		
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = B		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-11	Unimplemented: Read as '0'
bit 10-8	WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit; contains a value from 0 to 6
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit; contains a value from 0 to 2
bit 3-0	HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit; contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 25-7: RTCVAL (WHEN RTCPTR<1:0> = 00): MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
—	MINTEN<2:0>			MINONE<3:0>				
bit 15							bit 8	

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
_	SECTEN<2:0>			SECONE<3:0>				
bit 7							bit 0	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14-12	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit; contains a value from 0 to 5
bit 11-8	MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit; contains a value from 0 to 9
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit; contains a value from 0 to 5
bit 3-0	SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit; contains a value from 0 to 9

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

查询REGISTER 25-8MC&AURMVA街(WHEN ALRMPTR<1:0> = 10): ALARM MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	MTHTEN0		MTHON	IE<3:0>	
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	DAYTEN<1:0>			DAYON	E<3:0>	
bit 7	•	•					bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12	MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; contains a value of 0 or 1
bit 11-8	MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit; contains a value from 0 to 9
bit 7-6	Unimplemented: Read as '0'
bit 5-4	DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit; contains a value from 0 to 3
bit 3-0	DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit; contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 25-9: ALRMVAL (WHEN ALRMPTR<1:0> = 01): ALARM WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	—	—	—	_	WDAY2	WDAY1	WDAY0
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN<1:0>		HRONE<3:0>			
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-11	Unimplemented: Read as '0'
bit 10-8	WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit; contains a value from 0 to 6
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit; contains a value from 0 to 2
bit 3-0	HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit; contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

© 2009 Microchip Technology Inc.

TER 25-10:28 ALRMVAL TOTALE EN ALRMPTR<1:0> = 00): ALARM MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—		MINTEN<2:0>			MINON	IE<3:0>	
bit 15							bit 8
U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—		SECTEN<2:0>		SECONE<3:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15 Unimplemented: Read as '0'

bit 14-12 MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit; contains a value from 0 to 5

bit 11-8MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit; contains a value from 0 to 9bit 7Unimplemented: Read as '0'

bit 6-4 SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit; contains a value from 0 to 5

bit 3-0 SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit; contains a value from 0 to 9

查询26.01C BROGRAMMABLE CYCLIC REDUNDANCY CHECK (CRC) GENERATOR

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data "Section sheet. refer to 36. Programmable Cyclic Redundancy Check (CRC)" (DS70298) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The programmable CRC generator offers the following features:

- User-programmable polynomial CRC equation
- Interrupt output
- Data FIFO

26.1 Overview

The module implements a software configurable CRC generator. The terms of the polynomial and its length can be programmed using the CRCXOR (X<15:1>) bits and the CRCCON (PLEN<3:0>) bits, respectively.

EQUATION 26-1: CRC EQUATION

$$x^{16} + x^{12} + x^5 + 1$$


To program this polynomial into the CRC generator, the CRC register bits should be set as shown in Table 26-1.

TABLE 26-1:	EXAMPLE CRC SE	ΓUΡ
-------------	----------------	-----


Bit Name	Bit Value
PLEN<3:0>	1111
X<15:1>	00010000010000

For the value of X<15:1>, the 12th bit and the 5th bit are set to '1', as required by the CRC equation. The 0th bit required by the CRC equation is always XORed. For a 16-bit polynomial, the 16th bit is also always assumed to be XORed; therefore, the X<15:1> bits do not have the 0th bit or the 16th bit.

The topology of a standard CRC generator is shown in Figure 26-2.



查询dep1633FJ128MC804件应应 TOR RECONFIGURED FOR x¹⁶ + x¹² + x⁵ + 1



26.2 User Interface

26.2.1 DATA INTERFACE

To start serial shifting, a '1' must be written to the CRCGO bit.

The module incorporates a FIFO that is 8 deep when PLEN (PLEN<3:0>) > 7, and 16 deep, otherwise. The data for which the CRC is to be calculated must first be written into the FIFO. The smallest data element that can be written into the FIFO is one byte. For example, if PLEN = 5, then the size of the data is PLEN + 1 = 6. The data must be written as follows:

```
data[5:0] = crc_input[5:0]
data[7:6] = `bxx
```

Once data is written into the CRCWDAT MSb (as defined by PLEN), the value of VWORD (VWORD<4:0>) increments by one. The serial shifter starts shifting data into the CRC engine when CRCGO = 1 and VWORD > 0. When the MSb is shifted out, VWORD decrements by one. The serial shifter continues shifting until the VWORD reaches 0. Therefore, for a given value of PLEN, it will take (PLEN + 1) * VWORD number of clock cycles to complete the CRC calculations.

When VWORD reaches 8 (or 16), the CRCFUL bit will be set. When VWORD reaches 0, the CRCMPT bit will be set.

To continually feed data into the CRC engine, the recommended mode of operation is to initially "prime" the FIFO with a sufficient number of words so no interrupt is generated before the next word can be written. Once that is done, start the CRC by setting the CRCGO bit to '1'. From that point onward, the VWORD bits should be polled. If they read less than 8 or 16, another word can be written into the FIFO. To empty words already written into a FIFO, the CRCGO bit must be set to '1' and the CRC shifter allowed to run until the CRCMPT bit is set.

Also, to get the correct CRC reading, it will be necessary to wait for the CRCMPT bit to go high before reading the CRCWDAT register.

If a word is written when the CRCFUL bit is set, the VWORD Pointer will roll over to 0. The hardware will then behave as if the FIFO is empty. However, the condition to generate an interrupt will not be met; therefore, no interrupt will be generated (See Section 26.2.2 "Interrupt Operation").

At least one instruction cycle must pass after a write to CRCWDAT before a read of the VWORD bits is done.

26.2.2 INTERRUPT OPERATION

When the VWORD4:VWORD0 bits make a transition from a value of '1' to '0', an interrupt will be generated.

26.3 Operation in Power Save Modes

26.3.1 SLEEP MODE

If Sleep mode is entered while the module is operating, the module will be suspended in its current state until clock execution resumes.

26.3.2 IDLE MODE

To continue full module operation in Idle mode, the CSIDL bit must be cleared prior to entry into the mode.

If CSIDL = 1, the module will behave the same way as it does in Sleep mode; pending interrupt events will be passed on, even though the module clocks are not available.

查询26.4IC Registens 804 供应商

The CRC module provides the following registers:

- CRC Control Register
- CRC XOR Polynomial Register

REGISTER 26-1: CRCCON: CRC CONTROL REGISTER

U-0	U-0	R/W-0	R-0	R-0	R-0	R-0	R-0
—	—	CSIDL			VWORD<4:0>		
bit 15							bit 8

R-0	R-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CRCFUL	CRCMPT	—	CRCGO		PLEN	<3:0>	
bit 7			- -				bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	CSIDL: CRC Stop in Idle Mode bit
	 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode
bit 12-8	VWORD<4:0>: Pointer Value bits
	Indicates the number of valid words in the FIFO. Has a maximum value of 8 when PLEN<3:0> > 7, or 16 when PLEN<3:0> \leq 7.
bit 7	CRCFUL: FIFO Full bit
	1 = FIFO is full
	0 = FIFO is not full
bit 6	CRCMPT: FIFO Empty Bit
	1 = FIFO is empty
	0 = FIFO is not empty
bit 5	Unimplemented: Read as '0'
bit 4	CRCGO: Start CRC bit
	1 = Start CRC serial shifter
	0 = Turn off the CRC serial shifter after the FIFO is empty
bit 3-0	PLEN<3:0>: Polynomial Length bits
	Denotes the length of the polynomial to be generated minus 1.

霍福·BER 26-2: CRCXOR CRC XOR POLYNOMIAL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			Х<	15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
			X<7:1>				—
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		U = Unimplen	nented bit, read	d as '0'			
-n = Value at POR '1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		

bit 15-1 X<15:1>: XOR of Polynomial Term Xⁿ Enable bits

bit 0 Unimplemented: Read as '0'

查询275.01C BARALLEDAMASTER PORT (PMP)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 35. Parallel Master Port (PMP)"(DS70299) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Parallel Master Port (PMP) module is a parallel 8-bit I/O module, specifically designed to communicate with a wide variety of parallel devices, such as communication peripherals, LCDs, external memory

devices and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP is highly configurable.

Key features of the PMP module include:

- · Fully multiplexed address/data mode
 - 16-bits of address
- · De multiplexed or partially multiplexed address/ data mode
 - Up to 11 address lines with single chip select
 - Up to 12 address lines without chip select
- One Chip Select Line
- · Programmable Strobe Options
 - Individual Read and Write Strobes or;
 - Read/Write Strobe with Enable Strobe
- Address Auto-Increment/Auto-Decrement
- Programmable Address/Data Multiplexing
- Programmable Polarity on Control Signals
- Legacy Parallel Slave Port Support
- · Enhanced Parallel Slave Support
 - Address Support
 - 4-Byte Deep Auto-Incrementing Buffer
- Programmable Wait States
- · Selectable Input Voltage Levels




FIGURE 27-1: PMP MODULE OVERVIEW

	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
PMPEN		PSIDL	ADRMUX1	ADRMUX0	PTBEEN	PTWREN	PTRDEN			
oit 15						•	bit			
D 444 0	D #44 0	D 444 o(1)			D 4440	D 444 0	D # 4 / 0			
R/W-0	R/W-0	R/W-0 ⁽¹⁾	U-0	R/W-0 ⁽¹⁾	R/W-0	R/W-0	R/W-0			
CSF1	CSF0	ALP		CS1P	BEP	WRSP	RDSP			
pit 7							bit			
_egend:										
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'				
n = Value at	POR	'1' = Bit is set	t	'0' = Bit is clea	ared	x = Bit is unkr	nown			
		- II al Maratan Da								
bit 15	1 = PMP ena	allel Master Po abled	rt Enable bit							
		abled, no off-cl	nip access per	formed						
oit 14		ted: Read as								
oit 13	-	in Idle Mode bi								
				levice enters Id	lle mode					
oit 12-11		e module opera			tion hits(1)					
		ADRMUX1:ADRMUX0: Address/Data Multiplexing Selection bits ⁽¹⁾ 11 =Reserved								
	10 =All 16 bits of address are multiplexed on PMD<7:0> pins									
		ts of address a	re multiplexed	on PMD<7:0>	pins					
		bits of addres				oer 3 bits are n	nultiplexed			
	01 =Lower 8 PMA< 00 =Address	bits of addres 10:8> and data appe	s are multiple ar on separate	exed on PMD<	7:0> pins, upp	oer 3 bits are n	nultiplexed			
bit 10	01 =Lower 8 PMA< 00 =Address PTBEEN: By	bits of addres 10:8> and data appe te Enable Port	s are multiple ar on separate	exed on PMD<	7:0> pins, upp	oer 3 bits are n	nultiplexed o			
pit 10	01 =Lower 8 PMA< 00 =Address	bits of addres 10:8> and data appe te Enable Port ort enabled	s are multiple ar on separate	exed on PMD<	7:0> pins, upp	oer 3 bits are n	nultiplexed			
	01 =Lower 8 PMA< 00 =Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc	bits of addres 10:8> and data appe te Enable Port ort enabled	es are multiple ear on separate Enable bit (16	exed on PMD< e pins -bit Master mo	7:0> pins, upp	per 3 bits are n	nultiplexed o			
	01 =Lower 8 PMA<	bits of addres 10:8> and data appe te Enable Port ort enabled ort disabled	es are multiple ear on separate Enable bit (16 obe Port Enab abled	exed on PMD< e pins -bit Master mo	7:0> pins, upp	oer 3 bits are n	nultiplexed			
bit 9	01 =Lower 8 PMA< 00 =Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/F 0 = PMWR/F	bits of addres 10:8> and data appe te Enable Port ort enabled ort disabled /rite Enable Stru- PMENB port en	es are multiple ear on separate Enable bit (16 obe Port Enab abled sabled	exed on PMD< e pins -bit Master mod le bit	7:0> pins, upp	oer 3 bits are n	nultiplexed			
bit 9	01 =Lower 8 PMA<	bits of addres 10:8> and data appe te Enable Port ort enabled ort disabled /rite Enable Stru- PMENB port en PMENB port dis ead/Write Strob PMWR port ena	es are multiple ear on separate Enable bit (16 obe Port Enab abled sabled e Port Enable bled	exed on PMD< e pins -bit Master mod le bit	7:0> pins, upp	oer 3 bits are n	nultiplexed (
bit 9 bit 8	01 =Lower 8 PMA<	bits of addres 10:8> and data apper te Enable Port ort enabled ort disabled Vrite Enable Strop PMENB port ena PMENB port disa ead/Write Strob PMWR port ena PMWR port disa	es are multiple ear on separate Enable bit (16 obe Port Enab abled sabled e Port Enable bled abled	exed on PMD< e pins -bit Master mod le bit	7:0> pins, upp	oer 3 bits are n	nultiplexed			
bit 9 bit 8	01 =Lower 8 PMA<	bits of addres 10:8> and data appertent te Enable Portor ort enabled ort disabled Vrite Enable Structure PMENB port enable PMENB port disa ead/Write Strobe PMWR port disa Chip Select Futor	es are multiple ear on separate Enable bit (16 obe Port Enab abled sabled e Port Enable bled abled	exed on PMD< e pins -bit Master mod le bit	7:0> pins, upp	oer 3 bits are n	nultiplexed			
bit 9 bit 8	01 =Lower 8 PMA< 00 =Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/F 0 = PMWR/F PTRDEN: Ref 1 = PMRD/F 0 = PMRD/F 0 = PMRD/F 1 = Reserved 10 = PMCS1	bits of addres 10:8> and data apper te Enable Port ort enabled ort disabled Vrite Enable Stru- PMENB port ena- PMENB port disa- ead/Write Strobe MWR port disa- Chip Select Fu- ed functions as c	es are multiple ear on separate Enable bit (16 obe Port Enable abled e Port Enable bled abled unction bits	exed on PMD< e pins -bit Master mod le bit	7:0> pins, upp	oer 3 bits are n	nultiplexed			
bit 9 bit 8 bit 7-6	01 =Lower 8 PMA< 00 =Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/F PTRDEN: Re 1 = PMRD/F 0 = PMRD/F 0 = PMRD/F 1 = Reserve 10 = PMCS1 0x = PMCS1	bits of addres 10:8> and data apper te Enable Port ort enabled ort disabled Vrite Enable Stru- PMENB port ena PMENB port disa ad/Write Strob <u>MWR</u> port disa Chip Select Fue	es are multiple ar on separate Enable bit (16 bbe Port Enable abled e Port Enable bled abled unction bits hip select ddress bit 14	exed on PMD< e pins -bit Master mod le bit	7:0> pins, upp	ber 3 bits are n	nultiplexed (
bit 9 bit 8 bit 7-6	01 =Lower 8 PMA<	bits of addres 10:8> and data appertent te Enable Portor ort enabled ort disabled Vrite Enable Structure PMENB port ena PMENB port ena PMENB port ena PMENB port ena PMENB port ena PMENB port disa Chip Select Functions as a functions as a	ss are multiple ar on separate Enable bit (16 obe Port Enable abled abled abled unction bits hip select ddress bit 14 y bit ⁽²⁾ d PMALH)	exed on PMD< e pins -bit Master mod le bit	7:0> pins, upp	oer 3 bits are n	nultiplexed			
bit 9 bit 8 bit 7-6 bit 5	01 =Lower 8 PMA<	bits of addres 10:8> and data apper te Enable Port ort enabled ort disabled write Enable Stru- PMENB port ena PMENB port disa ead/Write Strob <u>PMWR</u> port ena PMWR port disa Chip Select Fued functions as a s Latch Polarity igh (PMALL an	ss are multiple ar on separate Enable bit (16 obe Port Enable abled abled unction bits hip select ddress bit 14 y bit ⁽²⁾ d <u>PMALH</u>)	exed on PMD< e pins -bit Master mod le bit	7:0> pins, upp	per 3 bits are n	nultiplexed			
bit 10 bit 9 bit 8 bit 7-6 bit 5 bit 4 bit 3	01 =Lower 8 PMA< 00 =Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/F PTRDEN: Re 1 = PMRD/F 0 = PMRD/F 0 = PMRD/F CSF1:CSF0: 11 = Reserve 10 = PMCS1 0x = PMCS1 0x = PMCS1 0x = Active-hi 0 = Active-hi 0 = Active-hi	bits of addres 10:8> and data apper te Enable Port ort enabled ort disabled Vrite Enable Stru- PMENB port ena- PMENB port disa ead/Write Strobe MWR port disa Chip Select Fued functions as a s Latch Polarity igh (PMALL and	ss are multiple ar on separate Enable bit (16 obe Port Enable abled abled unction bits hip select ddress bit 14 y bit ⁽²⁾ d <u>PMALH</u>) I PMALH)	exed on PMD< e pins -bit Master mod le bit	7:0> pins, upp	per 3 bits are n	nultiplexed			

TER 37-1120-MCONHPARALLEL PORT CONTROL REGISTER

2: These bits have no effect when their corresponding pins are used as address lines.

查询REGISTER 2728MC RM CONTROL REGISTER (CONTINUED)

bit 2	BEP: Byte Enable Polarity bit 1 = Byte enable active-high (PMBE) 0 = Byte enable active-low (PMBE)
bit 1	WRSP: Write Strobe Polarity bit For Slave modes and Master mode 2 (PMMODE<9:8> = 00,01,10):
	1 = Write strobe active-high (PMWR) 0 = Write strobe active-low (PMWR)
	For Master mode 1 (PMMODE<9:8> = 11): 1 = Enable strobe active-high (PMENB) 0 = Enable strobe active-low (PMENB)
bit 0	RDSP: Read Strobe Polarity bit
	For Slave modes and Master mode 2 (PMMODE<9:8> = 00,01,10): 1 = Read strobe active-high (PMRD) 0 = Read strobe active-low (PMRD)
	For Master mode 1 (PMMODE<9:8> = 11): 1 = Read/write strobe active-high (PMRD/PMWR) 0 = Read/write strobe active-low (PMRD/PMWR)

Note 1: 28-pin devices do not have PMA<10:2>.

2: These bits have no effect when their corresponding pins are used as address lines.

R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BUSY	IRQM	1<1:0>	INC	//<1:0>	MODE16	MODE	E<1:0>
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAIT	B<1:0> ⁽¹⁾		WAI	™<3:0>		WAITE	<1:0> ⁽¹⁾
pit 7							bit
_egend:							
R = Readabl	le bit	W = Writable I	oit	U = Unimple	mented bit, read	as '0'	
n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
pit 15	BUSY: Busy I	bit (Master mod	e only)				
	1 = Port is bu	sy (not useful v	hen the prod	essor stall is a	ictive)		
	0 = Port is no	t busy					
oit 14-13		Interrupt Reque					
	or on a r 10 = No inter 01 = Interrupt		eration when processor st	PMA<1:0> = : all activated	Write Buffer 3 is v 11 (Addressable de		
oit 12-11		ncrement Mode	e bits				
	10 = Decreme	id and write buf ent ADDR<10:0 nt ADDR<10:0 ment or decren)> by 1 every > by 1 every	read/write cycl read/write cycl		/)	
oit 10	MODE16: 8/1	6-bit Mode bit					
					o the data registe the data register		
bit 9-8	11 =Master m 10 =Master m 01 =Enhance	node 2 (PMCS1 d PSP, control	, PMRD/ <mark>PM</mark> , PMRD <u>, PM</u> signals (PMF	WR, PMENB, F WR, PMBE, P RD, PMWR, PM	PMBE, PMA <x:0 MA<x:0> and PM ICS1, PMD<7:0 PMWR, PMCS1</x:0></x:0 	1D<7:0>) ▹ and PMA<1:•	0>)
oit 7-6	WAITB<1:0>	Data Setup to	Read/Write	Nait State Con	figuration bits ⁽¹⁾		
	10 = Data wa 01 = Data wa	it of 4 TCY; mult it of 3 TCY; mult it of 2 TCY; mult it of 1 TCY; mult	iplexed addr iplexed addr	ess phase of 3 ess phase of 2	TCY		
oit 5-2		: Read to Byte of additional 15		e Wait State C	onfiguration bits		
		of additional 1 1 Iditional wait cy		on forced into a	one Tcy)		
oit 1-0	WAITE<1:0>	Data Hold Afte					
	11 = Wait of 4 10 = Wait of 3 01 = Wait of 2 00 = Wait of 6	3 Тсү 2 Тсү					

查词ster 27-2FJ12 种MMODE PARALLEL PORT MODE REGISTER

Note 1: WAITB and WAITE bits are ignored whenever WAITM3:WAITM0 = 0000.

查询REGISTER 27-33MC RM 供应 R PARALLEL PORT ADDRESS REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADDR15	CS1			ADDF	?<13:8>		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ADD	R<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writa		W = Writable b	le bit U = Unimplem		mented bit, read as '0'		
-n = Value at POR '1' = Bit is s		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15	ADDR15: Parallel Port Destination Address bits
bit 14	CS1: Chip Select 1 bit
	1 = Chip select 1 is active
	0 = Chip select 1 is inactive
bit 13-0	ADDR13:ADDR0: Parallel Port Destination Address bits

REGISTER 27-4: PMAEN: PARALLEL PORT ENABLE REGISTER

U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	PTEN14	—	—	_	I	PTEN<10:8> ⁽¹⁾	
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	PTEN<7:2> ⁽¹⁾						<1:0>
bit 7	bit 7						bit 0

Legend:							
R = Readab	ole bit	W = Writable bit	U = Unimplemented bit,	read as '0'			
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
bit 15	Unimplemented: Read as '0'						
bit 14	PTEN14:	PTEN14: PMCS1 Strobe Enable bit					
	 1 = PMA14 functions as either PMA<14> bit or PMCS1 0 = PMA14 pin functions as port I/O 						
bit 13-11	Unimplen	Unimplemented: Read as '0'					
bit 10-2	PTEN<10	PTEN<10:2>: PMP Address Port Enable bits ⁽¹⁾					

- 1 = PMA<10:2> function as PMP address lines
 - 0 = PMA<10:2> function as port I/O
- bit 1-0 **PTEN<1:0>:** PMALH/PMALL Strobe Enable bits
 - 1 = PMA1 and PMA0 function as either PMA<1:0> or PMALH and PMALL
 - 0 = PMA1 and PMA0 pads functions as port I/O

Note 1: Devices with 28 pins do not have PMA<10:2>.

© 2009 Microchip Technology Inc.

R-0	R/W-0, HS	U-0	U-0	R-0	R-0	R-0	R-0
IBF	IBOV	—		IB3F	IB2F	IB1F	IB0F
bit 15			•				bit 8
R-1	R/W-0, HS	U-0	U-0	R-1	R-1	R-1	R-1
OBE	OBUF	—		OB3E	OB2E	OB1E	OB0E
bit 7							bit C
Legend:		HS = Hardwa	re Set bit				
R = Readabl	le bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 14	 0 = Some or all of the writable input buffer registers are empty IBOV: Input Buffer Overflow Status bit 1 = A write attempt to a full input byte register occurred (must be cleared in software) 0 = No overflow occurred 						
bit 13-12		ted: Read as '	0'				
bit 11-8	-	put Buffer x Sta					
	 1 = Input buffer contains data that has not been read (reading buffer will clear this bit) 0 = Input buffer does not contain any unread data 						
bit 7	OBE: Output Buffer Empty Status bit						
	 1 = All readable output buffer registers are empty 0 = Some or all of the readable output buffer registers are full 						
bit 6	OBUF: Outpu	ut Buffer Under	flow Status b	ts			
	 1 = A read occurred from an empty output byte register (must be cleared in software) 0 = No underflow occurred 						

在这的社会27-5-12中MSTA供户A产ALLEL PORT STATUS REGISTER

bit 5-4	Unimplemented: Read as '0'	
---------	----------------------------	--

bit 3-0 OB3E:OB0E Output Buffer x Status Empty bit

- 1 = Output buffer is empty (writing data to the buffer will clear this bit)
- 0 = Output buffer contains data that has not been transmitted

查询**REGISTER 2726**MC 和400 配面 PAD CONFIGURATION CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	_
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	—		_	—	_	RTSECSEL ⁽¹⁾	PMPTTL
bit 7					•		bit 0
Legend:							
R = Readable bit W = Writable bit		oit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			wn	
	-						

bit 15-2	Unimplemented: Read as '0'

bit 1	RTSECSEL: RTCC Seconds Clock Output Select bit ⁽¹⁾
	1 = RTCC seconds clock is selected for the RTCC pin
	0 = RTCC alarm pulse is selected for the RTCC pin
bit 0	PMPTTL: PMP Module TTL Input Buffer Select bit
	1 = PMP module uses TTL input buffers

0 = PMP module uses Schmitt Trigger input buffers

Note 1: To enable the actual RTCC output, the RTCOE (RCFGCAL) bit needs to be set.

查句ESPIC33FJ128MC804供应商

查询28.0IC3SPECIAL86EATUBES

- Note 1: This data sheet summarizes the features dsPIC33FJ32MC302/304, of the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 devices include the following features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components:

- · Flexible configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard[™] Security
- · JTAG Boundary Scan Interface
- In-Circuit Serial Programming[™] (ICSP[™])
- In-Circuit emulation

Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 0xF80000 FBS BWRP RBS<1:0> BSS<2:0> FSS⁽¹⁾ 0xF80002 RSS<1:0> SSS<2:0> SWRP 0xF80004 FGS GSS<1:0> GWRP 0xF80006 FOSCSEL IESO FNOSC<2:0> ____ ____ 0xF80008 FOSC FCKSM<1:0> **IOL1WAY** OSCIOFNC POSCMD<1:0> 0xF8000A FWDT FWDTEN WINDIS WDTPRE WDTPOST<3:0> 0xF8000C FPOR **PWMPIN** HPOL LPOL ALTI2C FPWRT<2:0> ____ Reserved⁽²⁾ 0xF8000E FICD **JTAGEN** ICS<1:0> 0xF80010 FUID0 User Unit ID Byte 0 0xF80012 FUID1 User Unit ID Byte 1 0xF80014 FUID2 User Unit ID Byte 2 0xF80016 FUID3 User Unit ID Byte 3

TABLE 28-1: DEVICE CONFIGURATION REGISTER MAP

Legend: — = unimplemented bit, read as '0'.

Note 1: This Configuration register is not available and reads as 0xFF on dsPIC33FJ32MC302/304 devices.

2: These bits are reserved for use by development tools and must be programmed as '1'.

28.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 0xF80000.

The individual Configuration bit descriptions for the Configuration registers are shown in Table 28-2.

Note that address 0xF80000 is beyond the user program memory space. It belongs to the configuration memory space (0x800000-0xFFFFFF), which can only be accessed using table reads and table writes.

To prevent inadvertent configuration changes during code execution, all programmable Configuration bits are write-once. After a bit is initially programmed during a power cycle, it cannot be written to again. Changing a device configuration requires that power to the device be cycled.

The Device Configuration register map is shown in Table 28-1.

Bit Field	Register	Description
BWRP	FBS	Boot Segment Program Flash Write Protection 1 = Boot segment can be written 0 = Boot segment is write-protected
BSS<2:0>	FBS	Boot Segment Program Flash Code Protection Size X11 = No Boot program Flash segment
		Boot space is 1K Instruction Words (except interrupt vectors) 110 = Standard security; boot program Flash segment ends at 0x0007FE 010 = High security; boot program Flash segment ends at 0x0007FE
		Boot space is 4K Instruction Words (except interrupt vectors)
		101 = Standard security; boot program Flash segment, ends at 0x001FFE
		001 = High security; boot program Flash segment ends at 0x001FFE Boot space is 8K Instruction Words (except interrupt vectors)
		100 = Standard security; boot program Flash segment ends at 0x003FFE
		000 = High security; boot program Flash segment ends at 0x003FFE
RBS<1:0> ⁽¹⁾	FBS	Boot Segment RAM Code Protection Size 11 = No Boot RAM defined
		10 = Boot RAM is 128 bytes 01 = Boot RAM is 256 bytes
SWRP ⁽¹⁾	FSS ⁽¹⁾	00 = Boot RAM is 1024 bytes
SWRP	F55(*)	Secure Segment Program Flash Write-Protect bit 1 = Secure Segment can bet written 0 = Secure Segment is write-protected
SSS<2:0>	FSS	Secure Segment Program Flash Code Protection Size (Secure segment is not implemented on 32K devices) X11 = No Secure program flash segment
		Secure space is 4K IW less BS 110 = Standard security; secure program flash segment starts at End
		of BS, ends at 0x001FFE 010 = High security; secure program flash segment starts at End of BS ends at 0x001FFE
		Secure space is 8K IW less BS 101 = Standard security; secure program flash segment starts at End of BS, ends at 0x003FFE
		001 = High security; secure program flash segment starts at End of BS ends at 0x003FFE
		Secure space is 16K IW less BS 100 = Standard security; secure program flash segment starts at End of BS, ends at 007FFEh
		000 = High security; secure program flash segment starts at End of BS ends at 0x007FFE
RSS<1:0> ⁽¹⁾	FSS ⁽¹⁾	Secure Segment RAM Code Protection 11 = No Secure RAM defined
		 10 = Secure RAM is 256 Bytes less BS RAM 01 = Secure RAM is 2048 Bytes less BS RAM 00 = Secure RAM is 4096 Bytes less BS RAM

TANDIE DE CORTANE HADDING BOUNDATION BITS DESCRIPTION

Note 1: This Configuration register is not available on dsPIC33FJ32MC302/304 devices.

查询TABLE 28F2:12创新的C3弹 应例FIGURATION BITS DESCRIPTION (CONTINUED)

Bit Field	Register	Description
GSS<1:0>	FGS	General Segment Code-Protect bit 11 = User program memory is not code-protected 10 = Standard security 0x = High security
GWRP	FGS	General Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected
IESO	FOSCSEL	 Two-speed Oscillator Start-up Enable bit 1 = Start-up device with FRC, then automatically switch to the user-selected oscillator source when ready 0 = Start-up device with user-selected oscillator source
FNOSC<2:0>	FOSCSEL	Initial Oscillator Source Selection bits 111 = Internal Fast RC (FRC) oscillator with postscaler 110 = Internal Fast RC (FRC) oscillator with divide-by-16 101 = LPRC oscillator 100 = Secondary (LP) oscillator 011 = Primary (XT, HS, EC) oscillator with PLL 010 = Primary (XT, HS, EC) oscillator 001 = Internal Fast RC (FRC) oscillator with PLL 000 = FRC oscillator
FCKSM<1:0>	FOSC	Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
IOL1WAY	FOSC	Peripheral pin select configuration 1 = Allow only one reconfiguration 0 = Allow multiple reconfigurations
OSCIOFNC	FOSC	OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is clock output 0 = OSC2 is general purpose digital I/O pin
POSCMD<1:0>	FOSC	Primary Oscillator Mode Select bits 11 = Primary oscillator disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode
FWDTEN	FWDT	 Watchdog Timer Enable bit 1 = Watchdog Timer always enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register has no effect.) 0 = Watchdog Timer enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register)
WINDIS	FWDT	Watchdog Timer Window Enable bit 1 = Watchdog Timer in Non-Window mode 0 = Watchdog Timer in Window mode
WDTPRE	FWDT	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32

Note 1: This Configuration register is not available on dsPIC33FJ32MC302/304 devices.

Bit Field	Register	Description
WDTPOST<3:0>	FWDT	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 • • • 0001 = 1:2 0000 = 1:1
PWMPIN	FPOR	 Motor Control PWM Module Pin Mode bit 1 = PWM module pins controlled by PORT register at device Reset (tri-stated) 0 = PWM module pins controlled by PWM module at device Reset (configured as output pins)
HPOL	FPOR	Motor Control PWM High Side Polarity bit 1 = PWM module high side output pins have active-high output polarity 0 = PWM module high side output pins have active-low output polarity
LPOL	FPOR	Motor Control PWM Low Side Polarity bit 1 = PWM module low side output pins have active-high output polarity 0 = PWM module low side output pins have active-low output polarity
FPWRT<2:0>	FPOR	Power-on Reset Timer Value Select bits 111 = PWRT = 128 ms 110 = PWRT = 64 ms 101 = PWRT = 32 ms 100 = PWRT = 16 ms 011 = PWRT = 8 ms 010 = PWRT = 4 ms 001 = PWRT = 2 ms 000 = PWRT = Disabled
ALTI2C	FPOR	Alternate I ² C [™] pins 1 = I ² C mapped to SDA1/SCL1 pins 0 = I ² C mapped to ASDA1/ASCL1 pins
JTAGEN	FICD	JTAG Enable bit 1 = JTAG enabled 0 = JTAG disabled
ICS<1:0>	FICD	ICD Communication Channel Select bits 11 = Communicate on PGEC1 and PGED1 10 = Communicate on PGEC2 and PGED2 01 = Communicate on PGEC3 and PGED3 00 = Reserved, do not use

TABLE 28:2:3F USP 033F 40 NFR URATION BITS DESCRIPTION (CONTINUED)



查询28-21C30n-Chip Woltage Regulator


All of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/ X04 devices power their core digital logic at a nominal 2.5V. This can create a conflict for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR (less than 5 Ohms) capacitor (such as tantalum or ceramic) must be connected to the VCAP/VDDCORE pin (Figure 28-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 31-13 located in **Section 31.0** "**Electrical Characteristics**".

Note:	It is important for the low-ESR capacitor to
	be placed as close as possible to the
	VCAP/VDDCORE pin.

On a POR, it takes approximately 20 μ s for the on-chip voltage regulator to generate an output voltage. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down.

FIGURE 28-1: CONNECTIONS FOR THE ON-CHIP VOLTAGE REGULATOR⁽¹⁾



28.3 BOR: Brown-Out Reset

The Brown-out Reset (BOR) module is based on an internal voltage reference circuit that monitors the regulated supply voltage VCAP/VDDCORE. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (for example, missing portions of the AC cycle waveform due to bad power transmission lines, or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR generates a Reset pulse, which resets the device. The BOR selects the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>).

If an oscillator mode is selected, the BOR activates the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, the clock is held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT time-out (TPWRT) is applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM = 100 is applied. The total delay in this case is TFSCM.

The BOR Status bit (RCON<1>) is set to indicate that a BOR has occurred. The BOR circuit, if enabled, continues to operate while in Sleep or Idle modes and resets the device should VDD fall below the BOR threshold voltage.

2834dsHVatchdogShiner (AVD T)

For dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

28.4.1 PRESCALER/POSTSCALER

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler than can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TwDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>), which allow the selection of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

All Device Resets Transition to New Clock Source Exit Sleep or Idle Mode PWRSAV Instruction CLRWDT Instruction Watchdog Timer Sleep/Idle WDTPRE WDTPOST<3:0> SWDTEN WDT Wake-up FWDTEN Prescaler Postscaler WDT LPRC Clock (divide by N2) (divide by N1) Reset WDT Window Select WINDIS CLRWDT Instruction

FIGURE 28-2: WDT BLOCK DIAGRAM

28.4.2 SLEEP AND IDLE MODES

If the WDT is enabled, it continues to run during Sleep or Idle modes. When the WDT time-out occurs, the device wakes the device and code execution continues from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3,2>) needs to be cleared in software after the device wakes up.

28.4.3 ENABLING WDT

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user application to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

Note:	If the WINDIS bit (FWDT<6>) is cleared, the
	CLRWDT instruction should be executed by
	the application software only during the last
	1/4 of the WDT period. This CLRWDT win-
	dow can be determined by using a timer. If
	a CLRWDT instruction is executed before
	this window, a WDT Reset occurs.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

查询28。51C3bTAG2butesfac使应商

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices implement a JTAG interface, which supports boundary scan device testing, as well as in-circuit programming. Detailed information on this interface is provided in future revisions of the document.

Note: Refer to Section 24. "Programming and Diagnostics" (DS70207) of the *dsPIC33F/PIC24H Family Reference Manual* for further information on usage, configuration and operation of the JTAG interface.

28.6 In-Circuit Serial Programming

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 devices can be serially programmed while in the end application circuit. This is done with two lines for clock and data and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the *"dsPIC33F/PIC24H Flash Programming Specification"* (DS70152) for details about In-Circuit Serial Programming (ICSP).

Any of the three pairs of programming clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

28.7 In-Circuit Debugger

When MPLAB[®] ICD 2 is selected as a debugger, the incircuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any of the three pairs of debugging clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to MCLR, VDD, VSS, PGC, PGD and the PGECx/PGEDx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

28.8 Code Protection and CodeGuard Security

The dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices offer advanced implementation of CodeGuard Security that supports BS, SS and GS while, the dsPIC33FJ32MC302/304 devices offer the intermediate level of CodeGuard Security that supports only BS and GS. CodeGuard Security enables multiple parties to securely share resources (memory, interrupts and peripherals) on a single chip. This feature helps protect individual Intellectual Property in collaborative system designs.

When coupled with software encryption libraries, CodeGuard Security can be used to securely update Flash even when multiple IPs reside on the single chip. The code protection features vary depending on the actual dsPIC33F implemented. The following sections provide an overview of these features.

Secure segment and RAM protection is implemented on the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices. The dsPIC33FJ32MC302/304 devices do not support secure segment and RAM protection.

Note: Refer to Section 23. "CodeGuard™ Security" (DS70199) of the *dsPlC33F/ PlC24H Family Reference Manual* for further information on usage, configuration and operation of CodeGuard Security.

查	٥d	sPIC33FJ128MC804供应商	•
	00 8K	0000001FEF 0001FEF 00027E0 00027E0 000307FEF 000307FEF 000307FEF 000307FEF 00037FEF	
	BSS<2:0>=x00 8K	VS = 256 IW BS = 7936 IW GS = 3072 IW	
	BSS<2:0>=x01 4K	VS = 256 IW 00000h BS = 3840 IW 0007FEh 0007FEh 000800h 0017FEh 0017FEh 0017FEh 0017FEh 0017FEh 0017FEh 0017FEh 0017FEh 0017FEh	
CES			
KB DEVI	BSS<2:0>=x10 1K	0000000 00001FEFh 00001FEFh 0001FFEFh 0001FFEFh 0002000h 0004000h 0004000h 0004000h 00057FEFh 0057FEFh	
SIZES FOR 32	BSS<2:0>	VS = 256 IW BS = 768 IW GS = 10240 IW	
ITY SEGMENT	×11 0K	000000h 0001FEh 0007FEh 0007FEh 0003800h 0037FEh 0037FEh 0037FEh 0037FEh	
TABLE 28-3: CODE FLASH SECURITY SEGMENT SIZES FOR 32 KB DEVICES	BSS<2:0>=x11 0K	VS = 256 IW GS = 11008 IW	
CODE	BITS	= ×11	
TABLE 28-3 :	CONFIG BITS	SSS<2:0> = x11 0K	

5 FOR 32 KB DEVICES	

TABLE 28-4: COD	CODE FLASH SECURITY SEGMEN	TY SEGMEN	T SIZES FOR 64 KB DEVICES			查询d
CONFIG BITS	BSS<2:0>=x11	11 OK	BSS<2:0>=x10 1K	BSS<2:0>=x01 4K	BSS<2:0>=x00 8K	sPI
	VS = 256 IW	000000h 0001FEh	= 256 IW	VS = 256 IW 000000h	VS = 256 IW 000000h	C331
		00027FEh 000800h	BS = 768 IW 0007FEh	BS = 3840 IW 0007FEh 000800h	BS = 7936 IW 0007FEh 000800h	FJ12
SSS<2:0> = x11		001FFEN 002000h 003FFEh	00155550 0020000 0020000	001FFEh 002000h 003FFEh	001FFEh 002000h 003FFEh	28MC
ОĶ	GS = 21760 IW	004000 00755Eh 008000h 00ABFEh	004000h 007FFEh GS = 20992 IW 008000h 00ABFEh	007FFEh GS = 17920 IW 008000h 00ABFEh	GS = 13824 IW 0045FEh 0035000h 008000h 0048FEh	804伊
	-	0157FEh	0157FEh	0157FEh	0157FEh	「「」
	VS = 256 IW	000000h 0001FEh	VS = 256 IW 00000h	VS = 256 IW 000000h 0001FEh	VS = 256 IW 000000h 0001FEh	5
, I	SS = 3840 IW	000200h 0007FEh 000800h 001FFEh	BS = 768 IW 000200h SS = 3072 IW 000800h 001FFEF	BS = 3840 IW 000200h 0007FEh 0007FEh 0007FFEh	BS = 7936 IW 000200h 0007FEh 000800h 001FFEh	
93952:02 = X10		002000h 003FFEh 004000h 007FFEh				
	W 029 = 1/920 W	00ABFEh	GS = 17920 IW 000ABFEh	GS = 1/920 IW 0008FEh	GS = 13824 IW 000ABFEh	
		UI3/FEII				
	VS = 256 IW	000000h 0001FEh 000200h 0007FEh 000800h	VS = 256 IW 000000 BS = 768 IW 0007FEh 0007FEh 0007FEh 0007FEh	VS = 256 IW 000000 BS = 3840 IW 000200h BS = 3840 IW 0007200h 00077Eh	VS = 256 IW 000000 BS = 7936 IW 0007FEh 0007FEh 0007FEh	
SSS<2:0> = x 01	SS = 7936 IW	001FFEh 002000h 003FFEh	001FFEh 002000h 0032FEh	SS = 4096 IV 002000h 0035FEh	0017FFFh 002000h 002000h	
8K	GS = 13824 IW	007FFEh 0076760h 008000h 00ABFEh	007FFEh 007FFEh 008000h 008000h 00ABFEh	GS = 13824 IW 007FFEh 0080000 00ABFEh	GS = 13824 IW 003FFEh 008000 004BFEh	
		0157FEh	0157FEh	0157FEh	0157FEh	
	VS = 256 IW	000000h 0001FEh	= 256 IW	/S = 256 IW	/S = 256 IW	
1		0002755h 000800h 0016755h	BS = 768 IW 0007FEh 000800h 0017FEh 0017FEh	BS = 3840 IW 0002001 000800h 001FFED	BS = 7936 IW 0002001 000805FEh 000800h 0015FEh	
555<2:U> = x 00 16K	SS = 16128 IW	002000h 003FFEh 00400h	0020000 003FFEh SS = 15360 IVV 004000	002000h 003FFEh SS = 12288 IW 00400h	002000h SS = 8192 IW 004000h SS = 8192 IW 004000h	
	s = 5632 IW	008000h 008BFEh	s = 5632 IW	SS = 5632 IW	S = 5632 IW	
		0157FEh	0157FEh	0157FEh	0157FEh	

查	銁d	sPIC33FJ128MC804供			
	BSS<2:0>=x00 8K	= 256 IW 00000h = 7936 IW 000206h 000206h 0002666h 0002666h 0002666h 0002666h 0002666h 0002666h 0002666h 0008066h 0008066h 0008066h 0008666h 0008666h	= 256 IW 000000h = 7936 IW 000206h 000206h 000206h 000206h 0002666h 0002000 0000000000	= 256 IW 000000h = 7936 IW 0001FEFh 0001FFEh 0001FFEh 0001FFEh 0001FFEh 0001FFEh 0001FFEh 0001FFEh 0001FFEh 0001FFEh 0004000h 0004000h 0004000h 0007FFEh 0004000h 0004000h 0004000h 0007FFEh 000000h 000000h 0004000h 000000h 0004000h 000000h 0004000h 010000h 010000h 0100000h 01057FEh	s = 256 IW 000200h = 7936 IW 000250h 00026765h 00026765h 0002606h 002606h 002606h 002606h 002606h 002606h 002606h 007666h 007666h 007666h 007666h 007666h
				S S S	BN BN SS SS
	BSS<2:0>=x01 4K	VS = 256 IW 0001FEF BS = 3840 IW 00027FEF 0002008000 0008000 00027FEF 00027FEF 00027FEF 00027FEF 00027FEF 00027FEF 00027FEF 00027FEF 00027FEF 0002000 00027FEF 0002000 00027FEF 000200 00027FEF 000200 00027FEF 000200 00027FEF 000200 00027FFF 000200 00027FFF 000200 00027FFF 000200 00027FFF 000200 00027FFF 000200 00027FFF 000200 00027FFF 000200 00027FFF 000200 00027FFF 000200 00027FFF 000200 00027FFF 000200 00027FFF 000200 00027FFF 000200 00027FFF 000200 00027FFF 000200 00027FFF 00027FF 00027FF 00027FFF 0002000 00027FFFF 00027FFFF 00027FFFF 00027FFF 00027FFF 00027FFFF 00027FFFFF 00027FFFFF 00027FFFFFFFF 00027FFFFFFFFFF	VS = 256 IW 000000 BS = 3840 IW 0007FEh 0002000 0002000 0017FEh 0003FFEH 0003FFEH 0003FFEH 0003FFEH 0003FFEH 0003FFEH 0003FFEH 0003F	VS = 256 IW 000000 BS = 3840 IW 0001FEF 00007FEF 00007FEF 000000 SS = 4096 IW 0001FEF 00016FEF 00016FEF 00016FEF 00016FEF 00016FEF 00167FEF 00167FEF	VS = 256 IW 0001555 BS = 3840 IW 0001555 0001755 0001755 0001755 0001755 0001755 0001755 0001755 0001755 00017555 0000000 0001755 0000000 0001755 0000000 0001755 0000000 0001755 0000000 0001755 0000000 0001755 00000000 0001755 0000000000
NT SIZES FOR 128 KB DEVICES	BSS<2:0>=x10 1K	VS = 256 IW 000000h BS = 768 IW 0003260h 0003766h 0003766h 0007766h 0007760h 0007766h 0007760h 0007766h 000	VS = 256 IW 000000h BS = 768 IW 0001FEh BS = 3072 IW 000356Fh 0037FEh 0037FFFh 0037FFFh 0037FFFh 0037FFFh 0038000h 0037FFFh 0037FFFh 0037FFFh 0038000h 0037FFFh 0037FFFh 0037FFFh 0037FFFh 0037FFFh 0037FFFh 0037FFFh 0038000h 0038000h 0038000h 0038000h 0038000h 0038000h 0038000h 0157FFFh 0157FFFh	VS = 256 IW 00000h BS = 768 IW 0001FEh 0007FEh 0007FEh 00167Eh 00167Eh 003676h 0037F7Eh 0037F7Eh 0077FEh 0077FEh 00777Eh 00777Eh	VS = 256 IW 000000 BS = 768 IW 0007FEP 0007FEP 0007FEP 0007FEP 0027FEP 0027FEP 0027FEP 0036000 0027FEP 0037FFEP 0080000 0080000 0080000 0077FEP 0080000
FLASH SECURITY SEGME	BSS<2:0>=x11 0K	VS = 256 IW 00000h 0001FEh 0007FEh 00077Eh 00077Eh 000776h 000776h 000776h 000776h 000776h 000776h 000776h 000776h 000776h 000776h 000776h 000776h 000776h	VS = 256 IW 000000h SS = 3840 IW 0007FEh 0007FEh 0007FEh 0007FEh 0007FEh 0007FEh 0007FEh 0007FEh 0007FEh 0007FEh 0007FEh 0007FFEh	VS = 256 IW 00000h 0001FEh 0007FEh 000800h 000800h 0007FFEh 000800h 003FFEh 00200h 007FFEh 003600h 007FFEh 003600h 007FFEh 008000h 007FFEh 008000h 007FFEh	VS = 256 IW 000000 0000000000000000000000000000
TABLE 28-5: CODE	CONFIG BITS	SSS<2:0> = x11 0K	SSS<2:0> = x10 4K	SSS<2:0> = x01 8K	SSS<2:0> = x00

查询29.0IC3NSTRMCTION SET SUMMARY

Note:	This data sheet summarizes the features
	of the dsPIC33FJ32MC302/304,
	dsPIC33FJ64MCX02/X04 and
	dsPIC33FJ128MCX02/X04 family of
	devices. It is not intended to be a
	comprehensive reference source. To
	complement the information in this data
	sheet, refer to the "dsPIC33F/PIC24H
	Family Reference Manual". Please see
	the Microchip web site
	(www.microchip.com) for the latest
	dsPIC33F/PIC24H Family Reference
	Manual sections.

The dsPIC33F instruction set is identical to that of the dsPIC30F.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- Word or byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- DSP operations
- · Control operations

Table 29-1 shows the general symbols used in describing the instructions.

The dsPIC33F instruction set summary in Table 29-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- · The file register specified by the value 'f'
- The destination, which could be either the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/ shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement can use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The ${\tt MAC}$ class of DSP instructions can use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- The W registers to be used as the two operands
- The X and Y address space prefetch operations
- The X and Y address space prefetch destinations
- The accumulator write back destination

The other DSP instructions do not involve any multiplication and can include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register 'Wn' or a literal value

The control instructions can use some of the following operands:

- A program memory address
- The mode of the table read and table write instructions

Age of the second word instructions are designed to provide all the required information in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it executes as a NOP.

The double-word instructions execute in two instruction cycles.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles.

Note: For more details on the instruction set, refer to the "dsPIC30/33F Programmer's Reference Manual" (DS70157).

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{}	Optional field or operation
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double-Word mode selection
.S	Shadow register select
.w	Word mode selection (default)
Acc	One of two accumulators {A, B}
AWB	Accumulator write back destination address register ∈ {W13, [W13]+ = 2}
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0x00000x1FFF}
lit1	1-bit unsigned literal ∈ {0,1}
lit4	4-bit unsigned literal ∈ {015}
lit5	5-bit unsigned literal ∈ {031}
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal ∈ {016384}
lit16	16-bit unsigned literal ∈ {065535}
lit23	23-bit unsigned literal ∈ {08388608}; LSb must be '0'
None	Field does not require an entry, can be blank
OA, OB, SA, SB	DSP Status bits: ACCA Overflow, ACCB Overflow, ACCA Saturate, ACCB Saturate
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal ∈ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor working register pair (direct addressing)
Wm*Wm	Multiplicand and Multiplier working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}

TABLE 29-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

查询dsPIC33FJ128MC804供应商 TABLE 29-1: SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)

Field	Description
Wm*Wn	Multiplicand and Multiplier working register pair for DSP instructions ∈ {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}
Wn	One of 16 working registers ∈ {W0W15}
Wnd	One of 16 destination working registers ∈ {W0W15}
Wns	One of 16 source working registers ∈ {W0W15}
WREG	W0 (working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }
Wx	X data space prefetch address register for DSP instructions ∈ {[W8] + = 6, [W8] + = 4, [W8] + = 2, [W8], [W8] - = 6, [W8] - = 4, [W8] - = 2, [W9] + = 6, [W9] + = 4, [W9] + = 2, [W9], [W9] - = 6, [W9] - = 4, [W9] - = 2, [W9 + W12], none}
Wxd	X data space prefetch destination register for DSP instructions ∈ {W4W7}
Wy	Y data space prefetch address register for DSP instructions ∈ {[W10] + = 6, [W10] + = 4, [W10] + = 2, [W10], [W10] - = 6, [W10] - = 4, [W10] - = 2, [W11] + = 6, [W11] + = 4, [W11] + = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11 + W12], none}
Wyd	Y data space prefetch destination register for DSP instructions ∈ {W4W7}

TABLE 29-23F INSTRUCTION SET OVERVIEW

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
1	ADD	ADD	Acc	Add Accumulators	1	1	OA,OB,SA,SB
		ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
		ADD	Wso,#Slit4,Acc	16-bit Signed Add to Accumulator	1	1	OA,OB,SA,SB
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
4		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
0	Delik	BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
6	DICA	BRA	GE, Expr	Branch if greater than or equal	1	1 (2)	None
		BRA	GEU, Expr	Branch if unsigned greater than or equal	1	1 (2)	None
		BRA	GT, Expr	Branch if greater than	1	1 (2)	None
		BRA		Branch if unsigned greater than	1	1 (2)	None
		BRA	GTU, Expr	Branch if less than or equal	1	1 (2)	None
			LE, Expr	Branch if unsigned less than or equal	1	1 (2)	None
		BRA	LEU, Expr	Branch if less than	1		None
		BRA	LT, Expr		1	1 (2)	
		BRA	LTU, Expr	Branch if unsigned less than	1	1 (2)	None
		BRA	N,Expr	Branch if Negative		1 (2)	None
		BRA	NC, Expr	Branch if Not Carry	1	1 (2)	None
		BRA	NN, Expr	Branch if Not Negative	1	1 (2)	None
		BRA	NOV, Expr	Branch if Not Overflow	1	1 (2)	None
		BRA	NZ,Expr	Branch if Not Zero	1	1 (2)	None
		BRA	OA,Expr	Branch if Accumulator A overflow	1	1 (2)	None
		BRA	OB,Expr	Branch if Accumulator B overflow	1	1 (2)	None
		BRA	OV,Expr	Branch if Overflow	1	1 (2)	None
		BRA	SA,Expr	Branch if Accumulator A saturated	1	1 (2)	None
		BRA	SB,Expr	Branch if Accumulator B saturated	1	1 (2)	None
		BRA	Expr	Branch Unconditionally	1	2	None
		BRA	Z,Expr	Branch if Zero	1	1 (2)	None
-	 	BRA	Wn	Computed Branch	1	2	None
7	BSET	BSET	f,#bit4	Bit Set f	1	1	None
		BSET	Ws,#bit4	Bit Set Ws	1	1	None
8	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
		BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
9	BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
		BTG	Ws,#bit4	Bit Toggle Ws	1	1	None

查询TABLE 29F2:128NSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
# 10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	(2 or 3) 1	None
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	(2 or 3) 1	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	(2 or 3) 1	None
12	BTST	BTST	f,#bit4	Bit Test f	1	(2 or 3)	Z
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	C
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	Z
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
15	B1515		Ws,#bit4	Bit Test Ws to C, then Set	1	1	C
		BISIS.C BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
14	CALL		lit23	Call subroutine	2	2	None
14	CALL	CALL		Call indirect subroutine	1	2	None
15	GT D	CALL	Wn		-		
15	CLR	CLR	f	f = 0x0000	1	1	None
		CLR	WREG	WREG = 0x0000	1	1	None
		CLR	Ws	Ws = 0x0000	1	1	None
		CLR	Acc,Wx,Wxd,Wy,Wyd,AWB	Clear Accumulator	1	1	OA,OB,SA,SB
16	CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO,Sleep
17	COM	COM	f	f = f	1	1	N,Z
		COM	f,WREG	WREG = f	1	1	N,Z
		COM	Ws,Wd	Wd = Ws	1	1	N,Z
18	CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z
		CP	Wb,#lit5	Compare Wb with lit5	1	1	C,DC,N,OV,Z
		CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z
19	CP0	CP0	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z
		CP0	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z
20	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,Ws	Compare Wb with Ws, with Borrow (Wb – Ws – \overline{C})	1	1	C,DC,N,OV,Z
21	CPSEQ	CPSEQ	Wb, Wn	Compare Wb with Wn, skip if =	1	1 (2 or 3)	None
22	CPSGT	CPSGT	Wb, Wn	Compare Wb with Wn, skip if >	1	1 (2 or 3)	None
23	CPSLT	CPSLT	Wb, Wn	Compare Wb with Wn, skip if <	1	(2 or 3)	None
24	CPSNE	CPSNE	Wb, Wn	Compare Wb with Wn, skip if ≠	1	(2 or 3)	None
25	DAW	DAW	Wn	Wn = decimal adjust Wn	1	1	С
26	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z
		DEC	f,WREG	WREG = f – 1	1	1	C,DC,N,OV,Z
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z
27	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z
		DEC2	f,WREG	WREG = f - 2	1	1	C,DC,N,OV,Z
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z
28	DISI	DISI	#lit14	Disable Interrupts for k instruction cycles	1	1	None

© 2009 Microchip Technology Inc.

_+5	SIZ D-0-3F	UNDO MU			1		
Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
29	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV
30	DIVF	DIVF	Wm,Wn	Signed 16/16-bit Fractional Divide	1	18	N,Z,C,OV
31	DO	DO	<pre>#lit14,Expr</pre>	Do code to PC + Expr, lit14 + 1 times	2	2	None
		DO	Wn,Expr	Do code to PC + Expr, (Wn) + 1 times	2	2	None
32	ED	ED	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance (no accumulate)	1	1	OA,OB,OAB, SA,SB,SAB
33	EDAC	EDAC	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance	1	1	OA,OB,OAB, SA,SB,SAB
34	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
35	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С
36	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
37	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С
38	GOTO	GOTO	Expr	Go to address	2	2	None
		GOTO	Wn	Go to indirect	1	2	None
39	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
40	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z
		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z
41	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z
42	LAC	LAC	Wso,#Slit4,Acc	Load Accumulator	1	1	OA,OB,OAB SA,SB,SAB
43	LNK	LNK	#lit14	Link Frame Pointer	1	1	None
44	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z
45	MAC	MAC	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd , AWB	Multiply and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
		MAC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd	Square and Accumulate	1	1	OA,OB,OAB SA,SB,SAB
46	MOV	MOV	f,Wn	Move f to Wn	1	1	None
		MOV	f	Move f to f	1	1	N,Z
		MOV	f,WREG	Move f to WREG	1	1	N,Z
		MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
	1		WDEG 6	Move WREG to f	1	1	N,Z
		MOV	WREG, f				· · ,—
		MOV.D	WREG, 1 Wns, Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None

TABLE 29-2:3F INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
48	MPY	MPY Wm*Wn,Ac	cc,Wx,Wxd,Wy,Wyd	Multiply Wm by Wn to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		MPY Wm*Wm,Ac	cc,Wx,Wxd,Wy,Wyd	Square Wm to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
49	MPY.N	MPY.N Wm*Wn,Ac	cc,Wx,Wxd,Wy,Wyd	-(Multiply Wm by Wn) to Accumulator	1	1	None
50	MSC	MSC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd , AWB	Multiply and Subtract from Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
51	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None
52	NEG	NEG	Acc	Negate Accumulator	1	1	OA,OB,OAB SA,SB,SAB
		NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = \overline{f} + 1	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,Z
53	NOP	NOP		No Operation	1	1	None
		NOPR		No Operation	1	1	None
54	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
55	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
56	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
57	RCALL	RCALL	Expr	Relative Call	1	2	None
		RCALL	Wn	Computed Call	1	2	None
58	REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
		REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
59	RESET	RESET		Software device Reset	1	1	None
60	RETFIE	RETFIE		Return from interrupt	1	3 (2)	None
61	RETLW	RETLW	#lit10,Wn	Return with literal in Wn	1	3 (2)	None
62	RETURN	RETURN		Return from Subroutine	1	3 (2)	None
63	RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z
		RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z
~ ~		RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z
64	RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z
<u>c</u> e	DDG	RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N,Z
65	RRC	RRC	f wppg	f = Rotate Right through Carry f	1	1	C,N,Z
		RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
66	DDNG	RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C,N,Z
	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z
00		RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z

查询**TABLE 29F2:**128NSTRUGTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
67	SAC	SAC	Acc,#Slit4,Wdo	Store Accumulator	1	1	None
		SAC.R	Acc,#Slit4,Wdo	Store Rounded Accumulator	1	1	None
68	SE	SE	Ws,Wnd	Wnd = sign-extended Ws	1	1	C,N,Z
69	SETM	SETM	f	f = 0xFFFF	1	1	None
		SETM	WREG	WREG = 0xFFFF	1	1	None
		SETM	Ws	Ws = 0xFFFF	1	1	None
70	SFTAC	SFTAC	Acc,Wn	Arithmetic Shift Accumulator by (Wn)	1	1	OA,OB,OAB, SA,SB,SAB
		SFTAC	Acc,#Slit6	Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OAB, SA,SB,SAB
71	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z
		SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z
		SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z
		SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z
		SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z
72	SUB	SUB	Acc	Subtract Accumulators	1	1	OA,OB,OAB, SA,SB,SAB
		SUB	f	f = f – WREG	1	1	C,DC,N,OV,Z
		SUB	f,WREG	WREG = f – WREG	1	1	C,DC,N,OV,Z
		SUB	#lit10,Wn	Wn = Wn - lit10	1	1	C,DC,N,OV,Z
		SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C,DC,N,OV,Z
		SUB	Wb,#lit5,Wd	Wd = Wb - lit5	1	1	C,DC,N,OV,Z
73	SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	f,WREG	WREG = f – WREG – (\overline{C})	1	1	C,DC,N,OV,Z
		SUBB	#lit10,Wn	$Wn = Wn - Iit10 - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV,Z
74	SUBR	SUBR	f	f = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	f,WREG	WREG = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	Wb,Ws,Wd	Wd = Ws – Wb	1	1	C,DC,N,OV,Z
		SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C,DC,N,OV,Z
75	SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	f,WREG	WREG = WREG – f – (\overline{C})	1	1	C,DC,N,OV,Z
		SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
76	SWAP	SWAP.b	Wn	Wn = nibble swap Wn	1	1	None
		SWAP	Wn	Wn = byte swap Wn	1	1	None
77	TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None
78	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
79	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
80	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
81	ULNK	ULNK		Unlink Frame Pointer	1	1	None
82	XOR	XOR	f	f = f .XOR. WREG	1	1	N,Z
		XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
83	ZE	ZE	Ws,Wnd	Wnd = Zero-extend Ws	1	1	C,Z,N

TABLE 29-2:3F INSTRUCTION SET OVERVIEW (CONTINUED)

查询我见OICDEVELORMENTSUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
 - MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
 - MPLAB SIM Software Simulator
- Emulators
- MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit[™] 3 Debug Express
- Device Programmers
 - PICkit™ 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

30.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- · A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

302ds MPLAB C 806mpilers/for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

30.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

30.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline
 assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

30.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

30.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

查询我们了ICMPLABISIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

30.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

30.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

30.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

查0到1sIPICKIF21DeVelopi的ent语 Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows[®] programming interface supports baseline PIC16F5xx), (PIC10F, PIC12F5xx, midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC® microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

30.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

30.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

查询我的CEFECTRICAHGHARACTERISTICS

This section provides an overview of dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/ X04 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss ⁽⁴⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when $VDD \ge 3.0V^{(4)}$	0.3V to +5.6V
Voltage on any 5V tolerant pin with respect to Vss when $VDD < 3.0V^{(4)}$	0.3V to (VDD + 0.3V)
Voltage on VCAP/VDDCORE with respect to Vss	2.25V to 2.75V
Maximum current out of Vss pin	
Maximum current into Vod pin ⁽²⁾	250 mA
Maximum output current sunk by any I/O pin ⁽³⁾	4 mA
Maximum output current sourced by any I/O pin ⁽³⁾	4 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports ⁽²⁾	200 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 31-2).
 - **3:** Exceptions are CLKOUT, which is able to sink/source 25 mA, and the VREF+, VREF-, SCLx, SDAx, PGECx and PGEDx pins, which are able to sink/source 12 mA.
 - 4: See the "Pin Diagrams" section for 5V tolerant pins.

查询dshDC3Chatacterestics应商

TABLE 31-1: OPERATING MIPS VS. VOLTAGE

	Vop Banga		Max MIPS
Characteristic	VDD Range (in Volts)	Temp Range (in °C)	dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04
	3.0-3.6V	-40°C to +85°C	40
	3.0-3.6V	-40°C to +125°C	40

TABLE 31-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+140	°C
Operating Ambient Temperature Range	TA	-40	_	+125	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$	PD PINT + PI/O			W	
I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} \times IOH) + \Sigma (VOL \times IOL)$					
Maximum Allowed Power Dissipation	PDMAX	(TJ — ΤΑ)/θ.	IA	W

TABLE 31-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit	Notes
Package Thermal Resistance, 44-pin QFN	θja	30		°C/W	1
Package Thermal Resistance, 44-pin TFQP	θја	40	—	°C/W	1
Package Thermal Resistance, 28-pin SPDIP	θја	45	—	°C/W	1
Package Thermal Resistance, 28-pin SOIC	θја	50	_	°C/W	1
Package Thermal Resistance, 28-pin QFN-S	θја	30		°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

查询dsPIC33FJ128MC804供应商 TABLE 31-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHA	RACTER	ISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol Characteristic Min Tyn\'/ Max Units Condi								
Operati	ng Voltage	9							
DC10	Supply V	/oltage							
	Vdd		3.0	_	3.6	V	Industrial and Extended		
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.8			V	_		
DC16	VPOR	VDD Start Voltage ⁽⁴⁾ to ensure internal Power-on Reset signal	_	—	Vss	V	_		
DC17	Svdd	VDD Rise Rate to ensure internal Power-on Reset signal	0.03	_	—	V/ms	0-3.0V in 0.1s		
DC18	VCORE	VDD Core ⁽³⁾ Internal regulator voltage	2.25	_	2.75	V	Voltage is dependent on load, temperature and VDD		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: This is the limit to which VDD may be lowered without losing RAM data.

3: These parameters are characterized but not tested in manufacturing.

4: VDD voltage must remain at Vss for a minimum of 200 µs to ensure POR.

TABLE BLC33	F. Be Char	ACTEREST	ICS: OPERA	TING CURRENT	(IDD)			
DC CHARACT	ERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Parameter No.	Typical ⁽¹⁾	Max	Units Conditions					
Operating Cur	rrent (IDD) ⁽²⁾							
DC20d	19	30	mA	-40°C				
DC20a	19	30	mA	+25°C	3.3∨	10 MIPS		
DC20b	19	30	mA	+85°C	5.5V	10 MIPS		
DC20c	19	35	mA	+125°C				
DC21d	29	40	mA	-40°C				
DC21a	29	40	mA	+25°C	3.3V	16 MIPS		
DC21b	28	45	mA	+85°C	5.5V	10 MIF 3		
DC21c	28	45	mA	+125°C				
DC22d	33	50	mA	-40°C				
DC22a	33	50	mA	+25°C	- 3.3V	20 MIPS		
DC22b	33	55	mA	+85°C	5.5V	20 MIF 3		
DC22c	33	55	mA	+125°C				
DC23d	47	70	mA	-40°C				
DC23a	48	70	mA	+25°C	3.3V	30 MIPS		
DC23b	48	70	mA	+85°C	5.5V	50 Mil 5		
DC23c	48	70	mA	+125°C				
DC24d	60	90	mA	-40°C				
DC24a	60	90	mA	+25°C	3.3V	40 MIPS		
DC24b	60	90	mA	+85°C	5.50			
DC24c	60	90	mA	+125°C				

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSC1 driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to Vss. MCLR = VDD, WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating; however, every peripheral is being clocked (PMD bits are all zeroed).

DC CHARACT	ERISTICS		(unless othe		s: 3.0V to 3.6V ≤ TA ≤ + 85°C for Ir ≤ TA ≤ +125°C for E			
Parameter No.	Typical ⁽¹⁾	Мах	Units	Conditions				
Idle Current (I	DLE): Core OF	F Clock ON	Base Curren	t ⁽²⁾				
DC40d	4	25	mA	-40°C				
DC40a	4	25	mA	+25°C	7	10 MIPS		
DC40b	4	25	mA	+85°C	3.3V	10 101125		
DC40c	4	25	mA	+125°C				
DC41d	6	25	mA	-40°C				
DC41a	6	25	mA	+25°C	- 3.3V	16 MIPS		
DC41b	6	25	mA	+85°C	3.3V	10 1011-3		
DC41c	6	25	mA	+125°C	1			
DC42d	9	25	mA	-40°C				
DC42a	9	25	mA	+25°C	2.21/			
DC42b	9	25	mA	+85°C	- 3.3V	20 MIPS		
DC42c	9	25	mA	+125°C	1			
DC43d	16	25	mA	-40°C				
DC43a	16	25	mA	+25°C	2.21/			
DC43b	16	25	mA	+85°C	- 3.3V	30 MIPS		
DC43c	16	25	mA	+125°C	1			
DC44d	18	25	mA	-40°C				
DC44a	18	25	mA	+25°C	2.21/			
DC44b	19	25	mA	+85°C	- 3.3V	40 MIPS		
DC44c	19	25	mA	+125°C	1			

查询你的LE33F6:1280C804在应有ERISTICS: IDLE CURRENT (IIDLE)

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: Base IIDLE current is measured with core off, clock on and all modules turned off. Peripheral Module Disable SFR registers are zeroed. All I/O pins are configured as inputs and pulled to Vss.

TABLE BICT 3F DE CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	ERISTICS		(unless oth	erwise state	-40°C ≤ TA ≤	✓ to 3.6V ≤ + 85°C for Industrial ≤ +125°C for Extended			
Parameter No.	Typical ⁽¹⁾	Мах	Units	Conditions					
Power-Down	Current (IPD) ⁽	2)							
DC60d	24	500	μA	-40°C					
DC60a	28	500	μA	+25°C	3.3V	Base Power-Down Current ^(3,4)			
DC60b	124	750	μA	+85°C	- 3.3V	Base Power-Down Current			
DC60c	350	1000	μA	+125°C					
DC61d	8	13	μA	-40°C					
DC61a	10	15	μA	+25°C	2 2)/	Watchdog Timer Current: $\Delta I WDT^{(3)}$			
DC61b	12	20	μA	+85°C	- 3.3V				
DC61c	13	25	μA	+125°C					

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off and VREGS (RCON<8>) = 1.

3: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

4: These currents are measured on the device containing the most memory in this family.

TABLE 31-8: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

	STICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Parameter No.	Typical ⁽¹⁾	Doze Ratio	Units		Conditions		
DC73a	42	50	1:2	mA			
DC73f	23	30	1:64	mA	-40°C	3.3V	40 MIPS
DC73g	23	30	1:128	mA			
DC70a	42	50	1:2	mA		3.3V	40 MIPS
DC70f	26	30	1:64	mA	+25°C		
DC70g	25	30	1:128	mA			
DC71a	41	50	1:2	mA			
DC71f	25	30	1:64	mA	+85°C	3.3V	40 MIPS
DC71g	24	30	1:128	mA			
DC72a	42	50	1:2	mA			
DC72f	26	30	1:64	mA	+125°C	3.3V	40 MIPS
DC72g	25	30	1:128	mA			

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated.

DC CH	ARACTER	RISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions
	VIL	Input Low Voltage					
DI10		I/O pins	Vss	—	0.2 VDD	V	
DI11		PMP pins	Vss	—	0.15 Vdd	V	PMPTTL = 1
DI15		MCLR	Vss	_	0.2 VDD	V	
DI16		I/O Pins with OSC1 or SOSCI	Vss	—	0.2 VDD	V	
DI18		I/O Pins with SDAx, SCLx	Vss		0.3 VDD	V	SMbus disabled
DI19		I/O Pins with SDAx, SCLx	Vss		0.2 VDD	V	SMbus enabled
	VIH	Input High Voltage					
DI20		I/O Pins Not 5V Tolerant ⁽⁴⁾	0.7 Vdd	_	Vdd	V	_
B 16 1		I/O Pins 5V Tolerant ⁽⁴⁾	0.7 VDD	—	5.5	V	
DI21		I/O Pins Not 5V Tolerant with PMP ⁽⁴⁾	0.24 VDD + 0.8	_	Vdd	V	
		I/O Pins 5V Tolerant with PMP ⁽⁴⁾	0.24 VDD + 0.8	—	5.5	V	
	ICNPU	CNx Pull-up Current					
DI30			50	250	400	μA	VDD = 3.3V, VPIN = VSS
	lı∟	Input Leakage Current ^(2,3)					
DI50		I/O pins 5V Tolerant ⁽⁴⁾	—	_	±2	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance
DI51		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	_	±1	μA	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &{\sf Pin} \text{ at high-impedance}, \\ &40^\circ{\sf C} \leq \ {\sf TA} \leq +85^\circ{\sf C} \end{split}$
DI51a		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	_	±2	μA	Shared with external reference pins, $40^{\circ}C \le TA \le +85^{\circ}C$
DI51b		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	_	±3.5	μA	Vss ≤ VPIN ≤ VDD, Pin at high-impedance, -40°C ≤ TA ≤ +125°C
DI51c		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	_	±8	μA	Analog pins shared with external reference pins, $-40^{\circ}C \le TA \le +125^{\circ}C$
DI55		MCLR	—	—	±2	μA	$VSS \leq VPIN \leq VDD$
DI56		OSC1	_	_	±2	μA	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &X{\sf T} \text{ and }H{\sf S} \text{ modes} \end{split}$

查询 ABLE 34 9:12 8 CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25° C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: See "Pin Diagrams" for the 5V tolerant I/O pins.

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Characteristic	Min Typ Max Units Conditions						
	Vol	Output Low Voltage							
DO10		I/O ports	—	—	0.4	V	IOL = 2 mA, VDD = 3.3V		
DO16		OSC2/CLKO	—	—	0.4	V	Iol = 2 mA, VDD = 3.3V		
	Vон	Output High Voltage							
DO20		I/O ports	2.40 — V IOH = -2.3 mA, VDD = 3.3V						
DO26		OSC2/CLKO	2.41		—	V	Іон = -1.3 mA, Vdd = 3.3V		

TABLE BICTOF DE CHARACTERSTICS: I/O PIN OUTPUT SPECIFICATIONS

TABLE 31-11: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic		Min ⁽¹⁾	Тур	Max	Units	Conditions
BO10	VBOR	BOR Event on VDD transition high-to-low BOR event is tied to VDD core voltage decrease		2.40	_	2.55	V	_

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

查询dsPIC33FJ128MC804供应商 TABLE 31-12: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHA	RACTER	ISTICS	(unless		ise state				
				•					
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
		Program Flash Memory							
D130	Eр	Cell Endurance	10,000	—	_	E/W	-40°C to +125°C		
D131	Vpr	VDD for Read	VMIN	_	3.6	V	Vмın = Minimum operating voltage		
D132B	VPEW	VDD for Self-Timed Write	VMIN	—	3.6	V	Vміn = Minimum operating voltage		
D134	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated, -40°C to +125°C		
D135	IDDP	Supply Current during Programming	_	10	—	mA			
D136a	Trw	Row Write Time	1.32	—	1.74	ms	Trw = 11064 FRC cycles, Ta = +85°C, See Note 2		
D136b	Trw	Row Write Time	1.28	—	1.79	ms	Trw = 11064 FRC cycles, Ta = +125°C, See Note 2		
D137a	Тре	Page Erase Time	20.1	—	26.5	ms	TPE = 168517 FRC cycles, Ta = +85°C, See Note 2		
D137b	TPE	Page Erase Time	19.5	—	27.3	ms	TPE = 168517 FRC cycles, TA = +125°C, See Note 2		
D138a	Tww	Word Write Cycle Time	42.3	—	55.9	μs	Tww = 355 FRC cycles, Ta = +85°C, See Note 2		
D138b	Tww	Word Write Cycle Time	41.1	—	57.6	μs	Tww = 355 FRC cycles, Ta = +125°C, See Note 2		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Other conditions: FRC = 7.37 MHz, TUN<5:0> = b'011111 (for Min), TUN<5:0> = b'100000 (for Max). This parameter depends on the FRC accuracy (see Table 31-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). For complete details on calculating the Minimum and Maximum time see Section 5.3 "Programming Operations".

TABLE 31-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

	Standard Operating Conditions (unless otherwise stated): Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended										
Param No.	¹ Symbol Characteristics Min Typ Max Units Comments										
	Cefc	External Filter Capacitor Value	4.7	10	_	μF	Capacitor must be low series resistance (< 5 ohms)				

© 2009 Microchip Technology Inc.

312 ds PAC 3Chatacteristics and Timing

Parameters

This section defines dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 AC characteristics and timing parameters.

TABLE 31-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended Operating voltage VDD range as described in Section 31.0 "Electrical Characteristics" .

FIGURE 31-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 31-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
DO50	Cosco	OSC2/SOSCO pin	_	_	15	pF	In XT and HS modes when external clock is used to drive OSC1
DO56	Сю	All I/O pins and OSC2	—	_	50	pF	EC mode
DO58	Св	SCLx, SDAx	_	_	400	pF	In l ² C™ mode

查询FiguRE 31 A:28MC EXTERNAL CLOCK TIMING




TABLE 31-16: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No.	Symb	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions				
OS10	Fin	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC	_	40	MHz	EC				
		Oscillator Crystal Frequency	3.5 10		10 40 33	MHz MHz kHz	XT HS Sosc				
OS20	Tosc	Tosc = 1/Fosc	12.5		DC	ns	_				
OS25	Тсү	Instruction Cycle Time ⁽²⁾	25		DC	ns	—				
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.375 x Tosc	—	0.625 x Tosc	ns	EC				
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	—	—	20	ns	EC				
OS40	TckR	CLKO Rise Time ⁽³⁾		5.2		ns	—				
OS41	TckF	CLKO Fall Time ⁽³⁾		5.2		ns	—				
OS42	Gм	External Oscillator Transconductance ⁽⁴⁾	14	16	18	mA/V	VDD = 3.3V TA = +25°C				

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

- 2: Instruction cycle period (Tcr) equals two times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.
- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: Data for this parameter is Preliminary. This parameter is characterized, but not tested in manufacturing.

查福尼·BAC 77.F. FL28 CLOC 长 前 南 G SPECIFICATIONS (VDD = 3.0V TO 3.6V)

AC CHARACTERISTICS			$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	ol Characteristic		Min	Тур ⁽¹⁾	Мах	Units	Conditions	
OS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range		0.8		8	MHz	ECPLL, XTPLL modes	
OS51	Fsys	On-Chip VCO Syster Frequency	n	100	—	200	MHz	—	
OS52	TLOCK	PLL Start-up Time (Lock Time)		0.9	1.5	3.1	mS	—	
OS53	DCLK	CLKO Stability (Jitter	CLKO Stability (Jitter)		0.5	3	%	Measured over 100 ms period	

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 31-18: AC CHARACTERISTICS: INTERNAL RC ACCURACY

АС СНА	RACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
Param No.	Characteristic	Min	Тур	Max	Units	Condit	ions			
	Internal FRC Accuracy	FRC Fr	equency	= 7.37 N	IHz ^(1,2)					
F20	FRC	-2	_	+2	%	$-40^{\circ}C \le TA \le +85^{\circ}C$	VDD = 3.0-3.6V			
	FRC	-5		+5	%	$-40^{\circ}C \leq TA \leq +125^{\circ}C$	VDD = 3.0-3.6V			

Note 1: Frequency calibrated at 25°C and 3.3V. TUN bits can be used to compensate for temperature drift.


2: FRC is set to initial frequency of 7.37 MHz (±2%) at 25°C.

TABLE 31-19: INTERNAL RC ACCURACY

АС СН	ARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param No.	Characteristic	Min	Тур	Max	Units	Conditions			
	LPRC @ 32.768 kHz ⁽¹⁾								
F21	LPRC	-20	±6	+20	%	$-40^{\circ}C \le TA \le +85^{\circ}C$	VDD = 3.0-3.6V		
	LPRC	-70	_	+70	%	$-40^{\circ}C \leq \text{ TA} \leq \text{ +125}^{\circ}C$	VDD = 3.0-3.6V		

Note 1: Change of LPRC frequency as VDD changes.


查询问GURE 31 3:28MC 8(Q THWING CHARACTERISTICS



AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Symbol	Character	Min	Typ ⁽¹⁾	Max	Units	Conditions			
DO31	TioR	Port Output Rise Tim	e	_	10	25	ns	—		
DO32	TIOF	Port Output Fall Time	9		10	25	ns	_		
DI35	TINP	INTx Pin High or Low	20			ns	—			
DI40	Trbp	CNx High or Low Tim	2		_	Тсү	—			

TABLE 31-20: I/O TIMING REQUIREMENTS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.



查@课程 3138FJ1287ESET供收在管HDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING CHARACTERISTICS

查询体的LE33 P21:28 ESET 从应该HDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER TIMING REQUIREMENTS


АС СНА	ARACTER	ISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions			
SY10	TMCL	MCLR Pulse Width (low)	2	_	_	μs	-40°C to +85°C			
SY11	TPWRT	Power-up Timer Period	_	2 4 8 16 32 64 128		ms	-40°C to +85°C User programmable			
SY12	TPOR	Power-on Reset Delay	3	10	30	μs	-40°C to +85°C			
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	0.68	0.72	1.2	μs	_			
SY20	Twdt1	Watchdog Timer Time-out Period	—	—	—	—	See Section 28.4 "Watchdog Timer (WDT)" and LPRC specification F21 (Table 31-19)			
SY30	Tost	Oscillator Start-up Time	—	1024 Tosc	_		Tosc = OSC1 period			
SY35	TFSCM	Fail-Safe Clock Monitor Delay	_	500	900	μs	-40°C to +85°C			

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

© 2009 Microchip Technology Inc.

查试识RE 3135FJ128NIMER1 2 注意的 3 EXTERNAL CLOCK TIMING CHARACTERISTICS



				$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characte	eristic		Min	Тур	Max	Units	Conditions	
TA10	ТтхН	TxCK High Time	Synchronous, no prescaler Synchronous, with prescaler Asynchronous		0.5 Tcy + 20		—	ns	Must also meet parameter TA15	
					10		—	ns		
					10		_	ns		
TA11	TTXL	TxCK Low Time	Synchronous, no prescaler		0.5 TCY + 20		—	ns	Must also meet parameter TA15	
			Synchronous, with prescaler		10	_	—	ns		
			Asynchronous		10	_	_	ns		
TA15	ΤτχΡ	TxCK Input Period	Synchronous, no prescaler		Tcy + 40		—	ns	—	
	Synchronous, with prescaler			Greater of: 20 ns or (Tcy + 40)/N		_		N = prescale value (1, 8, 64, 256)		
				onous	20	—	—	ns	—	
OS60	Ft1	SOSCI/T1CK Oscil frequency Range (o by setting bit TCS (oscillator enabled		DC		50	kHz	—	
TA20	TCKEXTMRL	Delay from External TxCK Clock Edge to Timer Increment			0.5 TCY		1.5 TCY		—	

TABLE 31-22: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS⁽¹⁾

Note 1: Timer1 is a Type A.

查询ABLE 33 23:28 MAER2 把 XTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Charact	eristic		Min	Тур	Max	Units	Conditions	
TB10	TtxH	TxCK High Time	Synchronous, no prescaler Synchronous, with prescaler		0.5 Tcy + 20		_	ns	Must also meet parameter TB15	
					10		_	ns		
TB11	TtxL	TxCK Low Time	Synchronous, no prescaler Synchronous, with prescaler		0.5 TCY + 20		_	ns	Must also meet parameter TB15	
					10		_	ns		
TB15	TtxP	TxCK Input Period	Synchronous, no prescaler		Tcy + 40		—	ns	N = prescale value	
			Synchro with pres		Greater of: 20 ns or (Tcy + 40)/N				(1, 8, 64, 256)	
TB20	TCKEXT- MRL	Delay from External TxCK Clock Edge to Timer Increment			0.5 TCY	_	1.5 TCY	_	—	

TABLE 31-24: TIMER3 EXTERNAL CLOCK TIMING REQUIREMENTS

				$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characte	eristic		Min	Тур	Max	Units	Conditions
TC10	TtxH	TxCK High Time	Synchronous		0.5 Tcy + 20	_		ns	Must also meet parameter TC15
TC11	TtxL	TxCK Low Time	Synchronous		0.5 TCY + 20			ns	Must also meet parameter TC15
TC15	TtxP	TxCK Input Period	Synchronous, no prescaler Synchronous, with prescaler		Tcy + 40			ns	N = prescale value
					Greater of: 20 ns or (Tcy + 40)/N				(1, 8, 64, 256)
TC20	TCKEXTMRL	Delay from Externa Edge to Timer Incre	lock	0.5 TCY		1.5 Тсү			




TABLE 31-25: QEI MODULE EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS				$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾			Min	Тур	Max	Units	Conditions
TQ10	TtQH		Synchronous, with prescaler		Тсү + 20		_	ns	Must also meet parameter TQ15
TQ11	TtQL		Synchronous, with prescaler		Tcy + 20			ns	Must also meet parameter TQ15
TQ15	TtQP	TQCP Input Period	Synchronous, with prescaler		2 * Tcy + 40			ns	
TQ20	TCKEXTMRL	Delay from External TxCK Clock Edge to Timer Increment			0.5 TCY		1.5 TCY		_

Note 1: These parameters are characterized but not tested in manufacturing.

查询问GURE 31 128MC 3NPUT CAPTURE (CAPx) TIMING CHARACTERISTICS




TABLE 31-26: INPUT CAPTURE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Characte	ristic ⁽¹⁾	Min	Мах	Units	Conditions		
IC10	TccL	ICx Input Low Time	No Prescaler	0.5 Tcy + 20		ns			
			With Prescaler	10	_	ns			
IC11	TccH	ICx Input High Time	No Prescaler	0.5 Tcy + 20	_	ns			
			With Prescaler	10	_	ns			
IC15	TccP	ICx Input Period	•	(Tcy + 40)/N	—	ns	N = prescale value (1, 4, 16)		

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 31-8: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




TABLE 31-27: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Мах	Units	Conditions		
OC10	TccF	OCx Output Fall Time	—	_		ns	See parameter D032		
OC11	TccR	OCx Output Rise Time	—	_	—	ns	See parameter D031		

^{© 2009} Microchip Technology Inc.

查阅课程 30-38FJ1280C 保W性的 2010 TIMING CHARACTERISTICS




TABLE 31-28: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ Max Units Conditions						
OC15	Tfd	Fault Input to PWM I/O Change	_	_	50	ns	_		
OC20	TFLT	Fault Input Pulse Width	50 — ns —						

查询**FlGuRE 31 1028MC MOTOR CONTROL PWM MODULE FAULT TIMING CHARACTERISTICS**




FIGURE 31-11: MOTOR CONTROL PWM MODULE TIMING CHARACTERISTICS




TABLE 31-29: MOTOR CONTROL PWM MODULE TIMING REQUIREMENTS

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ Max Units Conditions					
MP10	TFPWM	PWM Output Fall Time	—		—	ns	See parameter D032	
MP11	TRPWM	PWM Output Rise Time	_	—	—	ns	See parameter D031	
MP20	Tfd	Fault Input ↓ to PWM I/O Change	-		50	ns	_	
MP30	Тғн	Minimum Pulse Width	50	—	_	ns	—	

查@URP 30302 J1280EA(QER)M客UT CHARACTERISTICS




TABLE 31-30: QUADRATURE DECODER TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic ⁽¹⁾		Тур ⁽²⁾	Мах	Units	Conditions		
TQ30	TQUL	Quadrature Input Low Time		6 Tcy	—	ns	—		
TQ31	TQUH	Quadrature Input High Time		6 Tcy	_	ns	—		
TQ35	TQUIN	Quadrature Input Period		12 TCY	_	ns	—		
TQ36	ΤουΡ	Quadrature Phase Period		3 TCY	_	ns	—		
TQ40	TQUFL	Filter Time to Recognize Low with Digital Filter	Ι,	3 * N * Tcy	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 3)		
TQ41	TQUFH	Filter Time to Recognize Hig with Digital Filter	h,	3 * N * Tcy	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 3)		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: N = Index Channel Digital Filter Clock Divide Select bits. Refer to **Section 15. "Quadrature Encoder** Interface (QEI)" in the "*dsPIC33F/PIC24H Family Reference Manual*". Please see the Microchip web site for the latest dsPIC33F/PIC24H Family Reference Manual sections.

查询FIGURE 31 11328MC 级目 MODULE INDEX PULSE TIMING CHARACTERISTICS





TABLE 31-31: QEI INDEX PULSE TIMING REQUIREMENTS

			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No. Symbol Characteristic ⁽¹			C ⁽¹⁾	Min	Мах	Units	Conditions	
TQ50	TqIL	Filter Time to Recognize with Digital Filter	Low,	3 * N * Tcy	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)	
TQ51	TqiH	Filter Time to Recognize with Digital Filter	High,	3 * N * Tcy	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)	
TQ55	Tqidxr	Index Pulse Recognized Counter Reset (ungated		3 TCY	_	ns	—	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Alignment of index pulses to QEA and QEB is shown for position counter Reset timing only. Shown for forward direction only (QEA leads QEB). Same timing applies for reverse direction (QEA lags QEB) but index pulse recognition occurs on falling edge.



習体服 3131年J128 Plo MOD 如志 MASTER MODE (CKE = 0) TIMING CHARACTERISTICS

TABLE 31-32: SPIx MASTER MODE (CKE = 0) TIMING REQUIREMENTS

АС СНА	AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Units Conditions						
SP10	TscL	SCKx Output Low Time	Tcy/2	_		ns	See Note 3		
SP11	TscH	SCKx Output High Time	Tcy/2	_		ns	See Note 3		
SP20	TscF	SCKx Output Fall Time	—	—	_	ns	See parameter D032 and Note 4		
SP21	TscR	SCKx Output Rise Time	—		_	ns	See parameter D031 and Note 4		
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See parameter D032 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See parameter D031 and Note 4		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	23	—	_	ns	—		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—		

- 2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.
- **3:** The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.
- **4:** Assumes 50 pF load on all SPIx pins.

查询时GURE 31 158MC 象列始MODULE MASTER MODE (CKE = 1) TIMING CHARACTERISTICS





TABLE 31-33:	SPIX MODULE MASTER MODE	(CKE = 1) TIMING REQUIREMENTS
--------------	-------------------------	----------	-----------------------

АС СНА	RACTERIST	ICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Units Conditions						
SP10	TscL	SCKx Output Low Time	Tcy/2	—		ns	See Note 3		
SP11	TscH	SCKx Output High Time	Tcy/2			ns	See Note 3		
SP20	TscF	SCKx Output Fall Time	—	_	_	ns	See parameter D032 and Note 4		
SP21	TscR	SCKx Output Rise Time	_	—	_	ns	See parameter D031 and Note 4		
SP30	TdoF	SDOx Data Output Fall Time	_	—	_	ns	See parameter D032 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See parameter D031 and Note 4		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	_		
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	_		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	23	—	—	ns	—		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns	_		

- 2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.
- **3:** The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.



查阅课程 3131年 J128 P2 MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS

TABLE 31-34: SPIX MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions	
SP70	TscL	SCKx Input Low Time	30	—	_	ns	—	
SP71	TscH	SCKx Input High Time	30	—	_	ns	—	
SP72	TscF	SCKx Input Fall Time	_	10	25	ns	See Note 3	
SP73	TscR	SCKx Input Rise Time	—	10	25	ns	See Note 3	
SP30	TdoF	SDOx Data Output Fall Time	—	-	_	ns	See parameter D032 and Note 3	
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See parameter D031 and Note 3	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	-	30	ns	_	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	—	_	ns	_	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	—	_	ns	_	
SP50	TssL2scH, TssL2scL	$\overline{\text{SSx}} \downarrow$ to SCKx \uparrow or SCKx Input	120	-		ns	_	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	—	50	ns	See Note 3	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: Assumes 50 pF load on all SPIx pins.

查询TAPLE 31F34:28PI8(MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS (CONTINUED)


AC CHARACTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for} \\ \\ \mbox{Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Units Conditions					
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 Tcy +40	—		ns	_	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: Assumes 50 pF load on all SPIx pins.

FIGURE 31-17: SPIX MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS



AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions	
SP70	TscL	SCKx Input Low Time	30	_		ns	—	
SP71	TscH	SCKx Input High Time	30		_	ns	—	
SP72	TscF	SCKx Input Fall Time	—	10	25	ns	See Note 3	
SP73	TscR	SCKx Input Rise Time	_	10	25	ns	See Note 3	
SP30	TdoF	SDOx Data Output Fall Time	—		_	ns	See parameter D032 and Note 3	
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See parameter D031 and Note 3	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—		30	ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20			ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20			ns	_	
SP50	TssL2scH, TssL2scL	$\frac{\overline{SSx}}{Input} \downarrow \text{ to SCKx } \downarrow \text{ or SCKx } \uparrow$	120	_	_	ns	_	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	_	50	ns	See Note 4	
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	1.5 Tcy + 40	_	_	ns	-	
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	-	—	50	ns	_	


TABLE BIC35F SPAMODULESTAVE MODE (CKE = 1) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.


2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.









AC CHA	ARACTER	ISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industri $-40^{\circ}C \le TA \le +125^{\circ}C$ for External					
Param No.	Symbol	Charac	Characteristic Min ⁽¹⁾		Мах	Units	Conditions		
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 1)	_	μs	—		
			400 kHz mode	Tcy/2 (BRG + 1)		μs	—		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		μs	—		
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 1)	—	μs	—		
			400 kHz mode	Tcy/2 (BRG + 1)	—	μs	—		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μs	_		
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	_	300	ns	CB is specified to be		
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF		
			1 MHz mode ⁽²⁾	_	100	ns			
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be		
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF		
			1 MHz mode ⁽²⁾		300	ns			
IM25	TSU:DAT	Data Input	100 kHz mode	250		ns	_		
	Se	Setup Time	400 kHz mode	100		ns			
			1 MHz mode ⁽²⁾	40	—	ns			
IM26	THD:DAT	Data Input	100 kHz mode	0	—	μs	_		
	Hold Time	400 kHz mode	0	0.9	μs				
			1 MHz mode ⁽²⁾	0.2	_	μs			
IM30	TSU:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)	—	μs	Only relevant for		
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μs	Repeated Start		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μs	condition		
IM31	THD:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)	—	μs	After this period the		
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	—	μs	first clock pulse is		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μs	generated		
IM33	Tsu:sto	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	μs	_		
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μs			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μs			
IM34	THD:STO	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	ns	_		
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	_	ns			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	ns			
IM40	TAA:SCL	Output Valid	100 kHz mode	_	3500	ns	—		
		From Clock	400 kHz mode	_	1000	ns	—		
			1 MHz mode ⁽²⁾	_	400	ns	_		
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μs	Time the bus must be		
			400 kHz mode	1.3	—	μs	free before a new		
			1 MHz mode ⁽²⁾	0.5	—	μs	transmission can start		
IM50	Св	Bus Capacitive L	oading	_	400	pF	—		
IM51	TPGD	Pulse Gobbler De		65	390	ns	See Note 3		

Note 1: BRG is the value of the I²C Baud Rate Generator. Refer to Section 19. "Inter-Integrated Circuit (I²C™)" in the "*dsPIC33F/PIC24H Family Reference Manual*". Please see the Microchip web site for the latest dsPIC33F/PIC24H Family Reference Manual sections.

- 2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).
- **3:** Typical value for this parameter is 130 ns.







АС СНА	RACTERI	STICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for} \\ \mbox{Extended} \end{array}$					
Param.	Symbol	Charac	teristic	Min	Max	Units	Conditions		
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	_	μs	Device must operate at a minimum of 1.5 MHz		
			400 kHz mode	1.3	—	μs	Device must operate at a minimum of 10 MHz		
			1 MHz mode ⁽¹⁾	0.5	—	μs	—		
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μs	Device must operate at a minimum of 1.5 MHz		
			400 kHz mode	0.6	—	μs	Device must operate at a minimum of 10 MHz		
			1 MHz mode ⁽¹⁾	0.5		μs	_		
IS20	TF:SCL	SDAx and SCLx	100 kHz mode		300	ns	CB is specified to be from		
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF		
			1 MHz mode ⁽¹⁾	—	100	ns			
IS21	TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be from		
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF		
			1 MHz mode ⁽¹⁾	—	300	ns			
IS25	TSU:DAT	Data Input	100 kHz mode	250	_	ns	—		
		Setup Time	400 kHz mode	100	—	ns			
			1 MHz mode ⁽¹⁾	100	_	ns			
IS26	THD:DAT	Data Input	100 kHz mode	0		μs	—		
		Hold Time	400 kHz mode	0	0.9	μs			
			1 MHz mode ⁽¹⁾	0	0.3	μs			
IS30	TSU:STA	Start Condition	100 kHz mode	4.7	—	μs	Only relevant for Repeated		
		Setup Time	400 kHz mode	0.6		μs	Start condition		
			1 MHz mode ⁽¹⁾	0.25	—	μs			
IS31	THD:STA	Start Condition	100 kHz mode	4.0		μs	After this period, the first		
		Hold Time	400 kHz mode	0.6	—	μs	clock pulse is generated		
			1 MHz mode ⁽¹⁾	0.25	—	μs			
IS33	Tsu:sto	Stop Condition	100 kHz mode	4.7	—	μs	_		
		Setup Time	400 kHz mode	0.6		μs			
			1 MHz mode ⁽¹⁾	0.6	_	μs			
IS34	THD:ST	Stop Condition	100 kHz mode	4000	_	ns	_		
	0	Hold Time	400 kHz mode	600	—	ns			
			1 MHz mode ⁽¹⁾	250		ns			
IS40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns			
		From Clock	400 kHz mode	0	1000	ns			
			1 MHz mode ⁽¹⁾	0	350	ns			
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μs	Time the bus must be free		
			400 kHz mode	1.3		μs	before a new transmission		
			1 MHz mode ⁽¹⁾	0.5	_	μs	can start		
IS50	Св	Bus Capacitive Lo	ading	—	400	pF			

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

查询FIGURE 31-2238MC 年 QAN MODULE I/O TIMING CHARACTERISTICS




TABLE 31-38: ECAN MODULE I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions	
CA10	TioF	Port Output Fall Time	—	_	_	ns	See parameter D032	
CA11	TioR	Port Output Rise Time	_	—	_	ns	See parameter D031	
CA20	Tcwf	Pulse Width to Trigger CAN Wake-up Filter	120	_		ns	—	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE BAC39F ABC MODULES FECIFICATIONS


AC CH	ARACTER		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditions						
			Device	Supply	/				
AD01	AVdd	Module VDD Supply	Greater of VDD – 0.3 or 3.0		Lesser of VDD + 0.3 or 3.6	V	—		
AD02	AVss	Module Vss Supply	Vss – 0.3		Vss + 0.3	V	—		
			Reference	ce Inpu	ts				
AD05	VREFH	Reference Voltage High	AVss + 2.7		AVdd	V	See Note 1		
AD05a			3.0	—	3.6	V	Vrefh = AVdd Vrefl = AVss = 0		
AD06	VREFL	Reference Voltage Low	AVss	_	AVDD - 2.7	V	See Note 1		
AD06a			0	_	0	V	Vrefh = AVdd Vrefl = AVss = 0		
AD07	VREF	Absolute Reference Voltage	2.7	_	3.6	V	VREF = VREFH - VREFL		
AD08	IREF	Current Drain	—	_	10	μΑ	ADC off		
AD09	Iad	Operating Current	—	7.0	9.0	mA	ADC operating in 10-bit mode, see Note 1		
			—	2.7	3.2	mA	ADC operating in 12-bit mode, see Note 1		
			Analog	g Input		•			
AD12	Vinh	Input Voltage Range VINH	VINL		Vrefh	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), positive input		
AD13	VINL	Input Voltage Range VINL	VREFL		AVss + 1V	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), negative input		
AD17	Rin	Recommended Imped- ance of Analog Voltage Source		_	200 200	Ω Ω	10-bit ADC 12-bit ADC		

АС СНА	RACTERIS	STICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions
ADC Accuracy (12-bit Mode) – Measurements with						externa	I VREF+/VREF-
AD20a	Nr	Resolution	1:	2 data bi	ts	bits	
AD21a	INL	Integral Nonlinearity	-2	—	+2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V
AD22a	DNL	Differential Nonlinearity	>-1	_	<1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V
AD23a	Gerr	Gain Error	1.25	3.4	10	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V
AD24a	EOFF	Offset Error	-0.2	0.9	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V
AD25a	—	Monotonicity	—			_	Guaranteed
		ADC Accuracy (12-bit Mo	de) – Mea	asureme	nts with	interna	VREF+/VREF-
AD20a	Nr	Resolution	1:	2 data bi	ts	bits	
AD21a	INL	Integral Nonlinearity	-2	_	+2	LSb	VINL = AVSS = 0V, AVDD = 3.6V
AD22a	DNL	Differential Nonlinearity	>-1	_	<1	LSb	VINL = AVSS = 0V, AVDD = 3.6V
AD23a	Gerr	Gain Error	2	10.5	20	LSb	VINL = AVSS = 0V, AVDD = 3.6V
AD24a	EOFF	Offset Error	2	3.8	10	LSb	VINL = AVSS = 0V, AVDD = 3.6V
AD25a	—	Monotonicity		_	_		Guaranteed
		Dynamie	c Perforn	nance (1	2-bit Mo	de)	
AD30a	THD	Total Harmonic Distortion	_		-75	dB	—
AD31a	SINAD	Signal to Noise and Distortion	68.5	69.5	_	dB	_
AD32a	SFDR	Spurious Free Dynamic Range	80	_	_	dB	_
AD33a	Fnyq	Input Signal Bandwidth	_		250	kHz	
AD34a	ENOB	Effective Number of Bits	11.09	11.3	—	bits	

查询内BLE37E40:284680M65000意 SPECIFICATIONS (12-BIT MODE)

				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions		
		ADC Accuracy (10-bit Mode	e) – Meas	uremen	ts with e	xternal	VREF+/VREF-		
AD20b	Nr	Resolution	1(0 data bi	ts	bits			
AD21b	INL	Integral Nonlinearity	-1.5	—	+1.5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD22b	DNL	Differential Nonlinearity	>-1	-	<1	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V		
AD23b	Gerr	Gain Error	0.4	3	6	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V		
AD24b	EOFF	Offset Error	0.2	2	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD25b	—	Monotonicity	—	—	—	_	Guaranteed		
		ADC Accuracy (10-bit Mode	e) – Meas	uremen	ts with ir	nternal V	VREF+/VREF-		
AD20b	Nr	Resolution	1(0 data bi	ts	bits			
AD21b	INL	Integral Nonlinearity	-1		+1	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD22b	DNL	Differential Nonlinearity	>-1		<1	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD23b	Gerr	Gain Error	3	7	15	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD24b	EOFF	Offset Error	1.5	3	7	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD25b	—	Monotonicity	—		_	—	Guaranteed		
		Dynamic	Performa	nce (10	-bit Mod	e)			
AD30b	THD	Total Harmonic Distortion	—	—	-64	dB			
AD31b	SINAD	Signal to Noise and Distortion	57	58.5	—	dB	_		
AD32b	SFDR	Spurious Free Dynamic Range	72	_	_	dB	_		
AD33b	Fnyq	Input Signal Bandwidth	_		550	kHz	_		
AD34b	ENOB	Effective Number of Bits	9.16	9.4		bits	_		

TABLE BACABE ADD MODULE SPECIFICATIONS (10-BIT MODE)



查询**FlGluRE 31-74328MC条口G COH/**ERSION (12-BIT MODE) TIMING CHARACTERISTICS (ASAM = 0. SSRC<2:0> = 000)


АС СНА		STICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditions					
		Cloc	k Parame	ters				
AD50	Tad	ADC Clock Period	117.6			ns	_	
AD51	tRC	ADC Internal RC Oscillator Period	-	250	_	ns	_	
Conversion Rate								
AD55	tCONV	Conversion Time	_	14 Tad		ns	—	
AD56	FCNV	Throughput Rate	—	—	500	Ksps	—	
AD57	TSAMP	Sample Time	3 Tad	_	_	_	—	
		Timir	ng Parame	eters				
AD60	tPCS	Conversion Start from Sample Trigger ⁽²⁾	2 Tad	-	3 Tad	—	Auto convert trigger not selected	
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽²⁾	2 Tad	—	3 Tad	_	_	
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾	—	0.5 Tad		_	—	
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ⁽²⁾	_		20	μs	_	

TABLE 31042F ADS CONVERSION (12-BIT MODE) TIMING REQUIREMENTS

Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.


2: These parameters are characterized but not tested in manufacturing.

3: The tDPU is the time required for the ADC module to stabilize at the appropriate level when the module is turned on (AD1CON1<ADON>='1'). During this time, the ADC result is indeterminate.



查询FIGURE 31-2428MC APC COM/ERSION (10-BIT MODE) TIMING CHARACTERISTICS

FIGURE 31-25: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)



AC CHARACTERISTICS (unless othe					Operating Conditions: 3.0V to 3.6Vtherwise stated)temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended			
Param No.	Symbol	Characteristic	Min.	Typ ⁽¹⁾	Max.	Units	Conditions	
		Cloc	k Parame	ters				
AD50	TAD	ADC Clock Period	76			ns	_	
AD51	tRC	ADC Internal RC Oscillator Period	_	250	_	ns	—	
Conversion Rate								
AD55	tCONV	Conversion Time	_	12 Tad	_	_	—	
AD56	FCNV	Throughput Rate	—	_	1.1	Msps	—	
AD57	TSAMP	Sample Time	2 Tad	—	—	—	—	
		Timin	g Param	eters				
AD60	tPCS	Conversion Start from Sample Trigger ⁽¹⁾	2 Tad	_	3 Tad		Auto-Convert Trigger not selected	
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽¹⁾	2 Tad	_	3 Tad		_	
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽¹⁾	—	0.5 Tad	_	—	—	
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ⁽¹⁾	—	—	20	μs	—	

TABLE 31043F ADS CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

3: The tDPU is the time required for the ADC module to stabilize at the appropriate level when the module is turned on (AD1CON1<ADON>='1'). During this time, the ADC result is indeterminate.

TABLE 31-44: AUDIO DAG MODULE SPECIFICATIONS	TABLE 31-44:	AUDIO DAC MODULE SPECIFICATIONS
--	--------------	---------------------------------

AC/DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditions						
Clock Parameters									
DA01	VOD+	Positive Output Differential Voltage	1	1.15	2	V	Vod+ = Vdach - Vdacl See Note 1,2		
DA02	Vod-	Negative Output Differential Voltage	-2	-1.15	-1	V	Vod- = VdacL - Vdach See Note 1,2		
DA03	VRES	Resolution		16	_	bits			
DA04	Gerr	Gain Error	_	3.1	—	%	—		
DA08	FDAC	Clock frequency	—	—	25.6	MHz	—		
DA09	FSAMP	Sample Rate	0		100	kHz	—		
DA10	FINPUT	Input data frequency	0	_	45	kHz	Sampling frequency = 100 kHz		
DA11	TINIT	Initialization period	1024			Clks	Time before first sample		
DA12	SNR	Signal-to-Noise Ratio		61		dB	Sampling frequency = 96 kHz		

Note 1: Measured VDACH and VDACL output with respect to Vss, with no load and FORM bit (DACxCON<8>) = 0.

2: This parameter is tested at $-40^{\circ}C \le TA \le +85^{\circ}C$ only.

查询**ABLE 31**F45:2800MPARATOR TIMING SPECIFICATIONS

			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditions				Conditions	
300	TRESP	Response Time ^(1,2)		150	400	ns		
301	Тмс2о∨	Comparator Mode Change to Output Valid ⁽¹⁾	—	_	10	μs	_	

Note 1: Parameters are characterized but not tested.

2: Response time measured with one comparator input at (VDD - 1.5)/2, while the other input transitions from Vss to VDD.

TABLE 31-46: COMPARATOR MODULE SPECIFICATIONS

DC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditions				Conditions
D300	VIOFF	Input Offset Voltage ⁽¹⁾	_	±10	—	mV	—
D301	VICM	Input Common Mode Voltage ⁽¹⁾	0	_	AVDD-1.5V	V	—
D302	CMRR	Common Mode Rejection Ratio ⁽¹⁾	-54		—	dB	—

Note 1: Parameters are characterized but not tested.

TABLE BICAPPE DOMPARATOR REFERENCE VOLTAGE SETTLING TIME SPECIFICATIONS


AC CHA	RACTERIS	TICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industria} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$			+85°C for Industrial		
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditions					
VR310	TSET	Settling Time ⁽¹⁾	<u> </u>					

Note 1: Setting time measured while CVRR = 1 and CVR3:CVR0 bits transition from '0000' to '1111'.

TABLE 31-48: COMPARATOR REFERENCE VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditions					
VRD310	CVRES	Resolution	CVRSRC/24		CVRSRC/32	LSb	—	
VRD311	CVRAA	Absolute Accuracy	— — 0.5 LSb —					
VRD312	CVRur	Unit Resistor Value (R)		2k		Ω	—	

FIGURE 31-26: PARALLEL SLAVE PORT TIMING DIAGRAM



查询和BLE33F49:28EBTIN供加速 SPECIFICATIONS

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditions				Conditions	
PS1	TdtV2wrH	Data in Valid before \overline{WR} or \overline{CS} Inactive (setup time)	20	-	—	ns	—	
PS2	TwrH2dtl	WR or CS Inactive to Data-In Invalid (hold time)	20	—	_	ns	—	
PS3	TrdL2dtV	RD and CS to Active Data-Out	—	_	80	ns	_	
PS4	TrdH2dtl	RD Active or CS Inactive to Data-Out Invalid	10	—	30	ns		

FIGURE 31-27: PARALLEL MASTER PORT READ TIMING DIAGRAM


	P1 P2 P3 P4 P1 P2 P3 P4 P1 P2	1
System Clock		
PMA<13:8>	I I	
PMD<7:0>	Address <7:0> Data Data	
PMRD		
PMWR		י ב ו
PMALL/PMALH		
PMCS1		

© 2009 Microchip Technology Inc.

TABLE BICSOF PARACELIMASTER PORT READ TIMING REQUIREMENTS

АС СНА	ARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industria $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Characteristic Min. Typ		Max.	Units	Conditions		
PM1	PMALL/PMALH Pulse Width	_	0.5 TCY		ns	—	
PM2	Address Out Valid to PMALL/PMALH Invalid (address setup time)	—	0.75 TCY	—	ns	—	
PM3	PMALL/PMALH Invalid to Address Out Invalid (address hold time)	—	0.25 TCY	_	ns	—	
PM5	PMRD Pulse Width	_	0.5 TCY		ns	—	
PM6	PMRD or PMENB Active to Data In Valid (data setup time)	_	—	_	ns	—	
PM7	PMRD or PMENB Inactive to Data In Invalid (data hold time)	_	—	—	ns	—	

FIGURE 31-28: PARALLEL MASTER PORT WRITE TIMING DIAGRAM



AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industr $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Characteristic	Min.	Тур	Max.	Units	Conditions	
PM11	PMWR Pulse Width		0.5 TCY	_	ns		
PM12	Data Out Valid before PMWR or PMENB goes Inactive (data setup time)			—	ns	_	
PM13	PMWR or PMEMB Invalid to Data Out Invalid (data hold time)			—	ns	—	
PM16	PMCSx Pulse Width	Tcy - 5 — — ns —			_		

查询内BLE33F51:28ARAL住在DMASTER PORT WRITE TIMING REQUIREMENTS

查句ESPIC33FJ128MC804供应商

查询我如CHIGHTEMPERATHRE ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 electrical characteristics for devices operating in an ambient temperature range of -40°C to +140°C.

Note: Programming of the Flash memory is not allowed above 125°C.

The specifications between -40° C to $+140^{\circ}$ C are identical to those shown in **Section 31.0 "Electrical Characteristics"** for operation between -40° C to $+125^{\circ}$ C, with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter DC10 in **Section 31.0 "Electrical Characteristics"** is the Industrial and Extended temperature equivalent of HDC10.

Absolute maximum ratings for the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/ X04 high temperature devices are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias ⁽⁴⁾	40°C to +140°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to VSS	-0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss ⁽⁵⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when $VDD < 3.0V^{(5)}$	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when $VDD \ge 3.0V^{(5)}$	-0.3V to 5.6V
Voltage on VCAP/VDDCORE with respect to Vss	2.25V to 2.75V
Maximum current out of Vss pin	60 mA
Maximum current into VDD pin ⁽²⁾	
Maximum junction temperature	+145°C
Maximum output current sunk by any I/O pin ⁽³⁾	1 mA
Maximum output current sourced by any I/O pin ⁽³⁾	1 mA
Maximum current sunk by all ports combined	
Maximum current sourced by all ports combined ⁽²⁾	10 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 32-2).
 - **3:** Unlike devices at 125°C and below, the specifications in this section also apply to the CLKOUT, VREF+, VREF-, SCLx, SDAx, PGCx and PGDx pins.
 - **4:** AEC-Q100 reliability testing for devices intended to operate at 150°C is 1,000 hours. Any design in which the total operating time from 125°C to 150°C will be greater than 1,000 hours is not warranted without prior written approval from Microchip Technology Inc.
 - 5: Refer to the "Pin Diagrams" section for 5V tolerant pins.

查询dsPIC33FJ128MC804供应商 32.1 High Temperature DC Characteristics

TABLE 32-1: OPERATING MIPS VS. VOLTAGE

	Characteristic VDD Range Temperature Range (in Volts) (in °C)	Max MIPS	
Characteristic	•		dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04
	3.0V to 3.6V	-40°C to +140°C	20

TABLE 32-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Мах	Unit
High Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+145	°C
Operating Ambient Temperature Range	TA	-40	—	+140	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$	PD	I	Pint + Pi/c)	W
Maximum Allowed Power Dissipation	Pdmax	(TJ - TA)/θJ	A	W

TABLE 32-3: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARA	CTERISTIC	S	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature				
Parameter No.SymbolCharacteristicMinTypMaxUnitsConditions						Conditions	
Operating V	Voltage						
HDC10	Supply Voltage VDD — 3.0 3.3 3.6 V -40°C to +140°C						

TABLE 32-4: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	ERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature				
Parameter No.	Typical	Мах	Units	Conditions			
Power-Down (Current (IPD)						
HDC60e	250	2000	μA	+140°C 3.3V Base Power-Down Current ⁽¹		Base Power-Down Current ^(1,3)	
HDC61c	3	5	μA	+140°C 3.3V Watchdog Timer Current: ∆IwDT ⁽²			

Note 1: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off, and VREGS (RCON<8>) = 1.

2: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

3: These currents are measured on the device containing the most memory in this family.

DC CHARACTERISTICS			DOZE CURRENT (IDOZE) Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C \leq TA \leq +140°C for High Temperature					
Parameter No.	Typical ⁽¹⁾	Мах	Doze Ratio	Units	Conditions			
HDC72a	39	45	1:2	mA				
HDC72f	18	25	1:64	mA	+140°C	3.3V	20 MIPS	
HDC72g	18	25	1:128	mA				

查询dsPIC33FJ128MC804供应商 TABLE 32-5: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

Note 1: Parameters with Doze ratios of 1:2 and 1:64 are characterized, but are not tested in manufacturing.

TABLE 32-6: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature					
Param No.	Symbol	Characteristic	Min Typ Max Units Conditions					
	Vol	Output Low Voltage						
HDO10		I/O ports	—	—	0.4	V	IOL = 1 mA, VDD = 3.3V	
HDO16		OSC2/CLKO	—	—	0.4	V	IOL = 1 mA, VDD = 3.3V	
	Voh	Output High Voltage						
HDO20		I/O ports	2.40	—	—	V	юн = -1 mA, Vdd = 3.3V	
HDO26		OSC2/CLKO	2.41	—	—	V	Юн = -1 mA, VDD = 3.3V	

TABLE 32-7: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature					
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ Max			Units	Conditions	
		Program Flash Memory						
HD130	Eр	Cell Endurance	10,000	—	—	E/W	-40°C to +140°C ⁽²⁾	
HD134	TRETD	Characteristic Retention	20	—	—	Year	1000 E/W cycles or less and no other specifications are violated	

Note 1: These parameters are assured by design, but are not characterized or tested in manufacturing.

2: Programming of the Flash memory is not allowed above 125°C.

2223dsPAC3Chatacteristics and Timing Parameters

The information contained in this section defines dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 AC characteristics and timing parameters for high temperature devices. However, all AC timing specifications in this section are the same as those in **Section 31.2 "AC Characteristics and Timing Parameters"**, with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter OS53 in Section 31.2 "AC Characteristics and Timing Parameters" is the Industrial and Extended temperature equivalent of HOS53.

TABLE 32-8: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

AC CHARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)						
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature Operating voltage VDD range as described in Table 32-1.						

FIGURE 32-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 32-9: PLL CLOCK TIMING SPECIFICATIONS

-		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature						
Param No. Symbol Characteristic Min				Тур	Max	Units	Conditions	
HOS53	DCLK	CLKO Stability (Jitter) ⁽¹⁾	-5	0.5	5	%	Measured over 100 ms period	

ιĘ	JUST 1033	Г J120MUO					•			
	AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature							
	Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions		
	HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		10	25	ns	_		
	HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28	—		ns	_		
	HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	35	_	_	ns			

查询**TAPLE 33-10:**28 Pla MASTER MODE (CKE = 0) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 32-11: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

	AC CTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions	
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		10	25	ns	_	
HSP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	35	_	—	ns	_	
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28	_	—	ns	_	
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	35	_	—	ns	_	

Note 1: These parameters are characterized but not tested in manufacturing.

© 2009 Microchip Technology Inc.

DS70291D-page 393

1	TABLE B2-B2:F SPIN	MODI供或SEAVE MODE (CKE = 0) TIMING REQUIREMENTS	

CHARA	AC CTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature							
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions		
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge			35	ns	—		
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	25	_	—	ns	_		
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	25	_	—	ns	_		
HSP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	15	_	55	ns	See Note 2		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Assumes 50 pF load on all SPIx pins.

TABLE 32-13: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

-	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions	
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	1	35	ns	—	
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	25			ns		
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	25	_	_	ns	_	
HSP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	15	—	55	ns	See Note 2	
HSP60	TssL2doV	<u>SDO</u> x Data Output Valid after SSx Edge	—	—	55	ns	_	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Assumes 50 pF load on all SPIx pins.

查询TABLE 32F14:28 PC MODULE SPECIFICATIONS

-	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature						
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions	
			Referenc	e Input	s			
HAD08	IREF	Current Drain	$\begin{array}{c c} - & 250 & 600 \\ - & - & 50 \end{array}$		μΑ μΑ	ADC operating, See Note 1 ADC off, See Note 1		

Note 1: These parameters are not characterized or tested in manufacturing.

2: These parameters are characterized, but are not tested in manufacturing.

TABLE 32-15: ADC MODULE SPECIFICATIONS (12-BIT MODE)

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le T_A \le +140^{\circ}C$ for High Temperature										
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions					
ADC Accuracy (12-bit Mode) – Measurements with External VREF+/VREF- ⁽¹⁾												
HAD20a	Nr	Resolution	1	2 data bi	ts	bits	_					
HAD21a	INL	Integral Nonlinearity	-2	—	+2	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V					
HAD22a	DNL	Differential Nonlinearity	> -1	—	< 1	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V					
HAD23a	Gerr	Gain Error	-2	—	10	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V					
HAD24a	EOFF	Offset Error	-3	—	5	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V					
ADC Accuracy (12-bit Mode) – Measurements with Internal VREF+/VREF- ⁽¹⁾												
HAD20a	Nr	Resolution	1	2 data bi	ts	bits	—					
HAD21a	INL	Integral Nonlinearity	-2	—	+2	LSb	VINL = AVSS = 0V, AVDD = 3.6V					
HAD22a	DNL	Differential Nonlinearity	> -1	—	< 1	LSb	VINL = AVSS = 0V, AVDD = 3.6V					
HAD23a	Gerr	Gain Error	2	_	20	LSb	VINL = AVSS = 0V, AVDD = 3.6V					
HAD24a	Eoff	Offset Error	2	—	10	LSb	VINL = AVSS = 0V, AVDD = 3.6V					
	Dynamic Performance (12-bit Mode) ⁽²⁾											
HAD33a	Fnyq	Input Signal Bandwidth	_	—	200	kHz	—					

Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature								
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions			
	AD	C Accuracy (10-bit Mode)	– Measu	rements	with Ex	ternal V	REF+/VREF- ⁽¹⁾			
HAD20b	Nr	Resolution	10 data bits			bits	—			
HAD21b	INL	Integral Nonlinearity	-3	_	3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V			
HAD22b	DNL	Differential Nonlinearity	> -1	—	< 1	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V			
HAD23b	Gerr	Gain Error	-5	—	6	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V			
HAD24b	EOFF	Offset Error	-1	_	5	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V			
	AD	C Accuracy (10-bit Mode)	– Measu	irements	s with Int	ernal V	REF+/VREF- ⁽¹⁾			
HAD20b	Nr	Resolution	10 data bits			bits	—			
HAD21b	INL	Integral Nonlinearity	-2	_	2	LSb	VINL = AVSS = 0V, AVDD = 3.6V			
HAD22b	DNL	Differential Nonlinearity	> -1	_	< 1	LSb	VINL = AVSS = 0V, AVDD = 3.6V			
HAD23b	Gerr	Gain Error	-5		15	LSb	VINL = AVSS = 0V, AVDD = 3.6V			
HAD24b	EOFF	Offset Error	-1.5		7	LSb	VINL = AVSS = 0V, AVDD = 3.6V			
		Dynamic P	erformar	nce (10-k	oit Mode)	(2)				
HAD33b	Fnyq	Input Signal Bandwidth			400	kHz				

古人意は医は2016F ADGMODL供真 SEECIFICATIONS (10-BIT MODE)

Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

查询TABLE 32-17:28 0 G(QONVERSION (12-BIT MODE) TIMING REQUIREMENTS

AC CHARACTERISTICSStandard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature			tated)				
Param No.	Symbol	Characteristic	Characteristic Min Typ Max Units Con		Conditions		
	Clock Parameters						
HAD50	TAD	ADC Clock Period ⁽¹⁾	147	_	_	ns	_
Conversion Rate							
HAD56	FCNV	Throughput Rate ⁽¹⁾	_	_	400	Ksps	

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 32-18: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature					
Param No.	Symbol	Characteristic Min Typ Max Units Co			Conditions		
Clock Parameters							
HAD50	Tad	ADC Clock Period ⁽¹⁾	104	_	_	ns	—
Conversion Rate							
HAD56	FCNV	Throughput Rate ⁽¹⁾	_	_	800	Ksps	_
Nata 4.	1. These perspectars are observatorized but not tooted in manufacturing						

Note 1: These parameters are characterized but not tested in manufacturing.

查句ESPIC33FJ128MC804供应商

查询33.0IC BACKAGINGHNFORMATION

28-Lead SPDIP




28-Lead SOIC (.300")



28-Lead QFN-S



44-Lead QFN



44-Lead TQFP

Example



Example




Example



Example



Example




© 2009 Microchip Technology Inc.

查到到dsHPACKageDeltails4供应商

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimensio	on Limits	MIN	NOM	MAX
Number of Pins	Ν		28	•
Pitch	е		.100 BSC	
Top to Seating Plane	А	-	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-070B

查询28-Lead Plastic Smatt Outinne (SO) – Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







Units		MILLMETERS		
Dimen	ision Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		1.27 BSC	
Overall Height	А	-	-	2.65
Molded Package Thickness	A2	2.05	-	—
Standoff §	A1	0.10	-	0.30
Overall Width	E	10.30 BSC		
Molded Package Width	E1	7.50 BSC		
Overall Length	D	17.90 BSC		
Chamfer (optional)	h	0.25	-	0.75
Foot Length	L	0.40	-	1.27
Footprint	L1		1.40 REF	
Foot Angle Top	φ	0°	-	8°
Lead Thickness	С	0.18	-	0.33
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052E

with 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		0.65 BSC	
Overall Height	А	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	E		6.00 BSC	
Exposed Pad Width	E2	3.65	3.70	4.70
Overall Length	D		6.00 BSC	
Exposed Pad Length	D2	3.65	3.70	4.70
Contact Width	b	0.23	0.38	0.43
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	К	0.20	—	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-124B

with 0.40 mm Contact Length

For the most current package drawings, please see the Microchip Packaging Specification located at Note: http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Contact Pitch E		0.65 BSC	
Optional Center Pad Width	W2			4.70
Optional Center Pad Length	T2			4.70
Contact Pad Spacing	C1		6.00	
Contact Pad Spacing	C2		6.00	
Contact Pad Width (X28)	X1			0.40
Contact Pad Length (X28)	Y1			0.85
Distance Between Pads	G	0.25		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2124A

查询dsPIC33FJ128MC804供应商 44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
D	imension Limits	MIN	NOM	MAX	
Number of Leads	N		44		
Lead Pitch	e		0.80 BSC		
Overall Height	А	-	-	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	φ	0°	3.5°	7°	
Overall Width	E	12.00 BSC			
Overall Length	D	12.00 BSC			
Molded Package Width	E1		10.00 BSC		
Molded Package Length	D1		10.00 BSC		
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.30	0.37	0.45	
Mold Draft Angle Top	α	11°	12°	13°	
Mold Draft Angle Bottom	β	11°	12°	13°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

查询dsPIC33FJ128MC804供应商 44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIM	ETERS	
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.80 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2076A

查询dsPIC33FJ128MC804供应商

44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







	Units		MILLIMETERS		
Dimensio	n Limits	MIN	NOM	MAX	
Number of Pins	Ν		44		
Pitch	е		0.65 BSC		
Overall Height	Α	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3		0.20 REF		
Overall Width	E		8.00 BSC		
Exposed Pad Width	E2	6.30	6.45	6.80	
Overall Length	D		8.00 BSC		
Exposed Pad Length	D2	6.30	6.45	6.80	
Contact Width	b	0.25	0.30	0.38	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	_	_	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

查询dsPIC33FJ128MC804供应商 44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units			MILLIM	ETERS
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Contact Pitch E		0.65 BSC	
Optional Center Pad Width	W2			6.80
Optional Center Pad Length	T2			6.80
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Width (X44)	X1			0.35
Contact Pad Length (X44)	Y1			0.80
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103A

查句ESPIC33FJ128MC804供应商

查询APPENDIX 2000 REMISION HISTORY

Revision A (August 2007)

Initial release of this document.

Revision B (March 2008)

This revision includes minor typographical and formatting changes throughout the data sheet text. In addition, redundant information was removed that is now available in the respective chapters of the *"dsPIC33F/PIC24H Family Reference Manual"*, which can be obtained from the Microchip website (www.microchip.com).

The major changes are referenced by their respective section in the following table.

TABLE A-1: MA.	OR SECTION UPDATES
----------------	--------------------

Section Name	Update Description
"High-Performance, 16-bit Digital Signal Controllers"	Note 1 added to all pin diagrams (see "Pin Diagrams") Add External Interrupts column and Note 4 to the "dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 Controller Families" table
Section 1.0 "Device Overview"	Updated parameters PMA0, PMA1 and PMD0 through PMPD7 (Table 1-1)
Section 3.0 "Memory Organization"	Updated FAEN bits in Table 4-8
Section 6.0 "Interrupt Controller"	IFS0-IFSO4 changed to IFSx (see Section 6.3.2 "IFSx")
	IEC0-IEC4 changed to IECx (see Section 6.3.3 "IECx")
	IPC0-IPC19 changed to IPCx (see Section 6.3.4 "IPCx")
Section 7.0 "Direct Memory Access (DMA)"	Updated parameter PMP (see Table 8-1)
Section 8.0 "Oscillator Configuration"	Updated the third clock source item (External Clock) in Section 8.1.1 "System Clock Sources"
	Updated TUN<5:0> (OSCTUN<5:0>) bit description (see Register 8-4)
Section 21.0 "10-bit/12-bit Analog-to-Digital Converter (ADC1)"	Added Note 2 to Figure 21-3
Section 27.0 "Special Features"	Added Note 2 to Figure 27-1
	Added parameter FICD in Table 27-1
	Added parameters BKBUG, COE, JTAGEN and ICS in Table 27-2
	Added Note after second paragraph in Section 27.2 "On-Chip Voltage Regulator"

Section Name	Update Description
Section 30.0 "Electrical Characteristics"	Updated Max MIPS for temperature range of -40°C to +125°C in Table 30-1
	Updated typical values in Thermal Packaging Characteristics in Table 30-3
	Added parameters DI11 and DI12 to Table 30-9
	Updated minimum values for parameters D136 (TRw) and D137 (TPE) and removed typical values in Table 30-12
	Added Extended temperature range to Table 30-13
	Updated Note 2 in Table 30-38
	Updated parameter AD63 and added Note 3 to Table 30-42 and Table 30-43

TABLE A-033F MASOR SECTION UPDATES (CONTINUED)

查询RevisionRg (May 2009) 应商

This revision includes minor typographical and formatting changes throughout the data sheet text.

Global changes include:

- Changed all instances of OSCI to OSC1 and OSCO to OSC2
- Changed all instances of VDDCORE and VDDCORE/ VCAP to VCAP/VDDCORE

The other changes are referenced by their respective section in the following table.

TABLE A-2:	MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-bit Digital Signal Controllers"	Updated all pin diagrams to denote the pin voltage tolerance (see " Pin Diagrams ").
	Added Note 2 to the 28-Pin QFN-S and 44-Pin QFN pin diagrams, which references pin connections to Vss.
Section 1.0 "Device Overview"	Updated AVDD in the PINOUT I/O Descriptions (see Table 1-1).
Section 2.0 "Guidelines for Getting Started with 16-bit Digital Signal Controllers"	Added new section to the data sheet that provides guidelines on getting started with 16-bit Digital Signal Controllers.
Section 3.0 "CPU"	Updated CPU Core Block Diagram with a connection from the DSP Engine to the Y Data Bus (see Figure 3-1).
	Vertically extended the X and Y Data Bus lines in the DSP Engine Block Diagram (see Figure 3-3).
Section 4.0 "Memory Organization"	Updated Reset value for CORCON in the CPU Core Register Map (see Table 4-1).
	Removed the FLTA1IE bit (IEC3) from the Interrupt Controller Register Map (see Table 4-4).
	Updated bit locations for RPINR25 in the Peripheral Pin Select Input Register Map (see Table 4-24).
	Updated the Reset value for CLKDIV in the System Control Register Map (see Table 4-36).
Section 5.0 "Flash Program Memory"	Updated Section 5.3 "Programming Operations" with programming time formula.
Section 9.0 "Oscillator	Updated the Oscillator System Diagram and added Note 2 (see Figure 9-1).
Configuration"	Updated default bit values for DOZE<2:0> and FRCDIV<2:0> in the Clock Divisor (CLKDIV) Register (see Register 9-2).
	Added a paragraph regarding FRC accuracy at the end of Section 9.1.1 "System Clock Sources".
	Added Note 3 to Section 9.2.2 "Oscillator Switching Sequence".
	Added Note 1 to the FRC Oscillator Tuning (OSCTUN) Register (see Register 9-4).
Section 10.0 "Power-Saving	Added the following registers:
Features"	PMD1: Peripheral Module Disable Control Register 1 (Register 10-1)
	PMD2: Peripheral Module Disable Control Register 2 (Register 10-2)
	PMD3: Peripheral Module Disable Control Register 3 (Register 10-3)

TABLE A-233F MASOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 11.0 "I/O Ports"	Removed Table 11-1 and added reference to pin diagrams for I/O pin availability and functionality.
	Added paragraph on ADPCFG register default values to Section 11.3 "Configuring Analog Port Pins".
	Added Note box regarding PPS functionality with input mapping to Section 11.6.2.1 "Input Mapping" .
Section 18.0 "Serial Peripheral Interface (SPI)"	Added Note 2 and 3 to the SPIxCON1 register (see Register 18-2).
Section 20.0 "Universal	Updated the Notes in the UxMode register (see Register 20-1).
Asynchronous Receiver Transmitter (UART)"	Updated the UTXINV bit settings in the UxSTA register and added Note 1 (see Register 20-2).
Section 21.0 "Enhanced CAN (ECAN™) Module"	Changed bit 11 in the ECAN Control Register 1 (CiCTRL1) to Reserved (see Register 21-1).
Section 22.0 "10-bit/12-bit Analog- to-Digital Converter (ADC1)"	Replaced the ADC1 Module Block Diagrams with new diagrams (see Figure 22-1 and Figure 22-2).
	Updated bit values for ADCS<7:0> and added Notes 1 and 2 to the ADC1 Control Register 3 (AD1CON3) (see Register 22-3).
	Added Note 2 to the ADC1 Input Scan Select Register Low (AD1CSSL) (see Register 22-7).
	Added Note 2 to the ADC1 Port Configuration Register Low (AD1PCFGL) (see Register 22-8).
Section 23.0 "Audio Digital-to-	Updated the midpoint voltage in the last sentence of the first paragraph.
Analog Converter (DAC)"	Updated the voltage swing values in the last sentence of the last paragraph in Section 23.3 "DAC Output Format" .
Section 24.0 "Comparator Module"	Updated the Comparator Voltage Reference Block Diagram (see Figure 24-2).
Section 25.0 "Real-Time Clock and Calendar (RTCC)"	Updated the minimum positive adjust value for CAL<7:0> in the RTCC Calibration and Configuration (RCFGCAL) Register (see Register 25-1).
Section 28.0 "Special Features"	Added Note 1 to the Device Configuration Register Map (see Table 28-1).
	Updated Note 1 in the dsPIC33F Configuration Bits Description (see Table 28-2).

Section Name	Update Description
Section 31.0 "Electrical Characteristics"	Updated Typical values for Thermal Packaging Characteristics (see Table 31-3).
	Updated Min and Max values for parameter DC12 (RAM Data Retention Voltage) and added Note 4 (see Table 31-4).
	Updated Power-Down Current Max values for parameters DC60b and DC60c (see Table 31-7).
	Updated Characteristics for I/O Pin Input Specifications (see Table 31-9).
	Updated Program Memory values for parameters 136, 137 and 138 (renamed to 136a, 137a and 138a), added parameters 136b, 137b and 138b, and added Note 2 (see Table 31-12).
	Added parameter OS42 (GM) to the External Clock Timing Requirements (see Table 31-16).
	Updated Watchdog Timer Time-out Period parameter SY20 (see Table 31-21).
	Removed VOMIN, renamed VOMAX to VO, and updated the Min and Max values in the Audio DAC Module Specifications (see Table 31-44).

查询**TABLE 38-2**近128**MA9OR共产企港ON U**PDATES (CONTINUED)

畫 evision (D 3 (November 42,009) 商

The revision includes the following global update:

• Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits

This revision also includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

TABLE A-3: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-bit Digital Signal Controllers"	Added information on high temperature operation (see "Operating Range: ").
Section 11.0 "I/O Ports"	Changed the reference to digital-only pins to 5V tolerant pins in the second paragraph of Section 11.2 " Open-Drain Configuration ".
Section 20.0 "Universal Asynchronous Receiver Transmitter (UART)"	Updated the two baud rate range features to: 10 Mbps to 38 bps at 40 MIPS.
Section 22.0 "10-bit/12-bit Analog-to-Digital Converter (ADC1)"	Updated the ADC block diagrams (see Figure 22-1 and Figure 22-2).
Section 23.0 "Audio Digital-to-Analog	Removed last sentence of the first paragraph in the section.
Converter (DAC)"	Added a shaded note to Section 23.2 "DAC Module Operation".
	Updated Figure 23-2: "Audio DAC Output for Ramp Input (Unsigned)".
Section 28.0 "Special Features"	Updated the second paragraph and removed the fourth paragraph in Section 28.1 "Configuration Bits" .
	Updated the Device Configuration Register Map (see Table 28-1).
Section 31.0 "Electrical Characteristics"	Updated the Absolute Maximum Ratings for high temperature and added Note 4.
	Removed parameters DI26, DI28 and DI29 from the I/O Pin Input Specifications (see Table 31-9).
	Updated the SPIx Module Slave Mode (CKE = 1) Timing Characteristics (see Figure 31-17).
	Removed Table 31-45: Audio DAC Module Specifications. Original contents were updated and combined with Table 31-44 of the same name.
Section 32.0 "High Temperature Electrical Characteristics"	Added new chapter with high temperature specifications.
"Product Identification System"	Added the "H" definition for high temperature.

查询NDEX3FJ128MC804供应商

Α

A/D Converter	
DMA	
Initialization	
Key Features	
AC Characteristics	352, 392
ADC Module	
ADC Module (10-bit Mode)	
ADC Module (12-bit Mode)	
Internal RC Accuracy	354
Load Conditions	352, 392
ADC Module	
ADC11 Register Map	54, 55
Alternate Interrupt Vector Table (AIVT)	91
Arithmetic Logic Unit (ALU)	
Assembler	
MPASM Assembler	
В	
Barrel Shifter	
Bit-Reversed Addressing	70
Example	

Example	L
Implementation70	
Sequence Table (16-Entry)71	I
Block Diagrams	
16-bit Timer1 Module 195	5
A/D Module	
Connections for On-Chip Voltage Regulator	5
Device Clock 145, 147	7
DSP Engine	1
dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04	,
and dsPIC33FJ128MCX02/X0416	3
dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04	,
and dsPIC33FJ128MCX02/X04 CPU Core 27	7
ECAN Module 248	3
Input Capture 203	3
Output Compare 205	5
PLL	7
PWM Module	I
Quadrature Encoder Interface	3
Reset System83	3
Shared Port Structure 163	3
SPI	7
Timer2 (16-bit) 197	7
Timer2/3 (32-bit) 199)
UART	1
Watchdog Timer (WDT)	3

С

C Compilers	
Hi-Tech C	
MPLAB C	
Clock Switching	155
Enabling	155
Sequence	
Code Examples	
Erasing a Program Memory Page	
Initiating a Programming Sequence	
Loading Write Buffers	
Port Write/Read	
PWRSAV Instruction Syntax	157
Code Protection	321, 327
Comparator Module	
Configuration Bits	
Configuration Register Map	
Configuring Analog Port Pins	

CPU	
Control Register	29
CPU Clocking System	146
PLL Configuration	147
Selection	146
Sources	146
Customer Change Notification Service	421
Customer Notification Service	421
Customer Support	421

D

Round Logic 36 Write Back 36 Data Address Space. 41 Alignment. 41 Memory Map for dsPIC33FJ128MC202/204 and dsPIC33FJ64MC202/204 Devices with 8 KB RAM 43 41 Memory Map for dsPIC33FJ128MC802/804 and dsPIC33FJ64MC802/804 Devices with 16 KB RAM 44 42 Memory Map for dsPIC33FJ32MC302/304 Devices with 4 KB RAM. 42 Near Data Space 41 Software Stack 67 Width 41 Doze Current (IDOZE) 391 High Temperature 390 I/O Pin Input Specifications 349 I/O Pin Output 391 I/O Pin Output 391 I/O Pin Output Specifications 350 Idle Current (IDOZE) 348 Operating MIPS vs. Voltage 390 Power-Down Current (IPD) 348 Power-down Current (IPD) 348 Power-down Current (IPD) 348 Power-down Current (IPD) 348 Power-down Current (IPD) 349 Development Support 339 DMA Kegister Map 56 DMAXCNT 135 <th>Data Accumulators and Adder/Subtracter</th> <th>37</th>	Data Accumulators and Adder/Subtracter	37
Write Back 36 Data Address Space 41 Alignment 41 Memory Map for dsPIC33FJ128MC202/204 and dsPIC33FJ64MC202/204 Devices with 8 KB RAM 43 43 Memory Map for dsPIC33FJ128MC802/804 and dsPIC33FJ64MC802/804 Devices with 16 KB RAM 44 44 Memory Map for dsPIC33FJ32MC302/304 Devices with 4 KB RAM 42 Near Data Space 41 Software Stack 67 Width 41 DC Characteristics 391 High Temperature 390 I/O Pin Output 391 I/O Pin Output Specifications 349 I/O Pin Output 391 I/O Pin Output Specifications 349 I/O Pin Output 391 I/O Pin Output 342 Operating Current (IDDZE) 344 Operating MIPS vs. Voltage 390 Power-down Current (IPD) 348 Power-down Current (IPD) 348 Power-down Current (IPD) 349 Demonstration/Development Boards, Evaluation Kits, and Starter Kits 342 Development Support 339 DMAxCON 355 DMAxCNT </td <td></td> <td></td>		
Data Address Space 41 Alignment 41 Memory Map for dsPIC33FJ128MC202/204 and dsPIC33FJ64MC202/204 Devices with 8 KB RAM 43 Memory Map for dsPIC33FJ128MC802/804 and dsPIC33FJ64MC802/804 Devices with 16 KB RAM 44 Memory Map for dsPIC33FJ32MC302/304 Devices with 4 KB RAM. At B RAM. 42 Near Data Space 41 Software Stack 67 Width 41 Doze Current (IDOZE) 391 High Temperature. 390 I/O Pin Output J/O Pin Output 391 J/O Pin Output 391 J/O Pin Output 391 J/O Pin Output 392 J/O Pin Output 393 J/O Pin Output Solde Current (IDD2) 348 Idle Current (IDD2) 348 Idle Current (IDD) 348 Power-Down Current (IPD) 348 Power-down Current (IPD) 348 Power-down Current (IPD)	5	
Alignment 41 Memory Map for dsPIC33FJ128MC202/204 and dsPIC33FJ64MC202/204 Devices with 8 KB RAM 43 Memory Map for dsPIC33FJ128MC802/804 and dsPIC33FJ64MC802/804 Devices with 16 KB RAM 44 Memory Map for dsPIC33FJ32MC302/304 Devices with 4 KB RAM. 42 Near Data Space 41 Doze Current (IDOZE) 391 High Temperature 391 I/O Pin Output Software Stack Memory Map for dsPIC33FJ32MC302/304 Devices with 4 KB RAM. 42 Near Data Space 41 Doze Current (IDOZE) 391 High Temperature 391 I/O Pin Output Software Stack Memory Operating MIPS vs. Voltage 390 Power-down Current (IPD) 348 Power-down Current (IPD) 390	Data Address Space	11
Memory Map for dsPIC33FJ128MC202/204 and dsPIC33FJ64MC202/204 Devices with 8 KB RAM 43 Memory Map for dsPIC33FJ128MC802/804 and dsPIC33FJ64MC802/804 Devices with 16 KB RAM 44 Memory Map for dsPIC33FJ32MC302/304 Devices with 4 KB RAM 42 Near Data Space 41 Software Stack 67 Width 41 DC Characteristics 344 Doze Current (IDOZE) 391 High Temperature 390 I/O Pin Output Specifications J/O Pin Output 391 I/O Perating Current (IDOZE) 348 Idle Current (IDOZE) 348 Power-down Current (IPD) 390 Program Memory 351, 391 Temperature and Voltage 390		
dsPIC33FJ64MC202/204 Devices with 8 KB RAM 43 Memory Map for dsPIC33FJ128MC802/804 and dsPIC33FJ64MC802/804 Devices with 16 KB RAM 44 Memory Map for dsPIC33FJ32MC302/304 Devices with 4 KB RAM		
dsPIC33FJ64MC802/804 Devices with 16 KB RAM 44 Memory Map for dsPIC33FJ32MC302/304 Devices with 4 KB RAM	dsPIC33FJ64MC202/204 Devices with 8 KB RAM	
44 Memory Map for dsPIC33FJ32MC302/304 Devices with 4 KB RAM	Memory Map for dsPIC33FJ128MC802/804 ar	١d
4 KB RAM. 42 Near Data Space 41 Software Stack 67 Width 41 DC Characteristics 344 Doze Current (IDOZE) 391 High Temperature 390 I/O Pin Input Specifications 349 I/O Pin Output 391 I/O Pin Output Specifications 350 Idle Current (IDOZE) 348 Idle Current (IDDE) 344 Operating Current (IDD) 346 Operating MIPS vs. Voltage 390 Power-Down Current (IPD) 348 Power-down Current (IPD) 348 Power-down Current (IPD) 349 Program Memory 351, 391 Temperature and Voltage 390 Pregram Memory 351, 391 Temperature and Voltage Specifications 345 Thermal Operating Conditions 390 Demonstration/Development Boards, Evaluation Kits, and 342 Development Support 339 DMA Module 350 DMAxCNT 135 DMAxSTA 135 DMAxSTA </td <td>44</td> <td></td>	44	
Software Stack67Width41DC Characteristics344Doze Current (IDOZE)391High Temperature390I/O Pin Input Specifications349I/O Pin Output391I/O Pin Output Specifications350Idle Current (IDOZE)348Idle Current (IDDE)347Operating Current (IDD)346Operating MIPS vs. Voltage390Power-Down Current (IPD)348Power-down Current (IPD)349Power-down Current (IPD)390Program Memory351, 391Temperature and Voltage390Temperature and Voltage Specifications345Thermal Operating Conditions390Demonstration/Development Boards, Evaluation Kits, and Starter Kits342Development Support339DMA Register Map56DMAC Registers135DMAxCNT135DMAxCNT135DMAxSTA135DMAxSTB135DAXSTB135DAXSTB135DAXSTB135DAXSTB135DAXSTB135DAXSTB135DAYSTB135DAYSTB135DAYSTB135DAYSTB135DAYSTB135DAYSTB135DAYSTB135DAYSTB135DAYSTB135DAYSTB135DAYSTB135DAYSTB135DAYSTB	4 KB RAM 4	12
Width41DC Characteristics344Doze Current (IDOZE)391High Temperature390I/O Pin Input Specifications349I/O Pin Output391I/O Pin Output Specifications350Idle Current (IDOZE)348Idle Current (IDDE)347Operating Current (IDD)346Operating MIPS vs. Voltage390Power-Down Current (IPD)348Power-down Current (IPD)348Power-down Current (IPD)351, 391Temperature and Voltage390Temperature and Voltage Specifications345Thermal Operating Conditions390Demonstration/Development Boards, Evaluation Kits, and Starter Kits342Development Support339DMA Register Map56DMAC Registers135DMAxCNT135DMAxCNT135DMAxSTA135DMAxSTB135DMAxSTB135DAXSTB135DAXSTB135DSP Engine335Kutiplier35		
DC Characteristics344Doze Current (IDOZE)391High Temperature390I/O Pin Input Specifications349I/O Pin Output391I/O Pin Output Specifications350Idle Current (IDOZE)348Idle Current (IDDE)346Operating Current (IDD)346Operating MIPS vs. Voltage390Power-Down Current (IPD)348Power-down Current (IPD)348Power-down Current (IPD)345Temperature and Voltage390Program Memory351, 391Temperature and Voltage Specifications345Thermal Operating Conditions390Demonstration/Development Boards, Evaluation Kits, and Starter Kits342Development Support339DMA Register Map56DMAC Registers135DMAxCNT135DMAxCNT135DMAxSTA135DMAxSTB135DMAxSTB135DMAxSTB135DSP Engine335Ke		
Doze Current (IDOZE)391High Temperature390I/O Pin Input Specifications349I/O Pin Output391I/O Pin Output Specifications350Idle Current (IDOZE)348Idle Current (IDDE)347Operating Current (IDD)346Operating MIPS vs. Voltage390Power-Down Current (IPD)348Power-down Current (IPD)348Power-down Current (IPD)341Temperature and Voltage390Program Memory351, 391Temperature and Voltage Specifications345Thermal Operating Conditions390Demonstration/Development Boards, Evaluation Kits, and Starter Kits342Development Support339DMA Register Map56DMAC Registers135DMAxCON135DMAXCON135DMAXSTA135DMAXSTA135DMAXSTA135DMAXSTB135DMAXSTA135DSP Engine33Multiplier35		
High Temperature390I/O Pin Input Specifications349I/O Pin Output391I/O Pin Output Specifications350Idle Current (IDOZE)348Idle Current (IDLE)347Operating Current (IDD)346Operating MIPS vs. Voltage390Power-Down Current (IPD)348Power-down Current (IPD)348Power-down Current (IPD)345Temperature and Voltage390Program Memory351, 391Temperature and Voltage Specifications345Thermal Operating Conditions390Demonstration/Development Boards, Evaluation Kits, and Starter Kits342Development Support339DMA Register Map56DMAC Registers135DMAxCNT135DMAxREQ135DMAxSTA135DMAxSTB135DAXSTB135DAXSTB135DSP Engine33Multiplier35E		
I/O Pin Input Specifications349I/O Pin Output391I/O Pin Output Specifications350Idle Current (IDOZE)348Idle Current (IDLE)347Operating Current (IDD)346Operating MIPS vs. Voltage390Power-Down Current (IPD)348Power-down Current (IPD)348Power-down Current (IPD)390Program Memory351, 391Temperature and Voltage390Thermal Operating Conditions390Demonstration/Development Boards, Evaluation Kits, and Starter Kits342Development Support339DMA Register Map56DMAC Registers135DMAxCNT135DMAxCNT135DMAxREQ135DMAxSTA135DMAxSTB135DAXSTB135DSP Engine33Multiplier35E56		
I/O Pin Output391I/O Pin Output Specifications350Idle Current (IDOZE)348Idle Current (IIDLE)347Operating Current (IDD)346Operating MIPS vs. Voltage390Power-Down Current (IPD)348Power-down Current (IPD)390Program Memory351, 391Temperature and Voltage390Temperature and Voltage Specifications345Thermal Operating Conditions390Demonstration/Development Boards, Evaluation Kits, and Starter Kits342Development Support339DMA Register Map56DMAC Registers135DMAxCON135DMAXCON135DMAXSTA135DMAXSTB135DMAXSTB135DSP Engine33Multiplier35	High Temperature 39) 0
I/O Pin Output Specifications350Idle Current (IDOZE)348Idle Current (IDLE)347Operating Current (IDD)346Operating MIPS vs. Voltage390Power-Down Current (IPD)348Power-down Current (IPD)390Program Memory351, 391Temperature and Voltage390Temperature and Voltage Specifications345Thermal Operating Conditions390Demonstration/Development Boards, Evaluation Kits, and Starter Kits342Development Support339DMA Register Map56DMAC Registers135DMAxCON135DMAXCON135DMAXSTA135DMAXSTA135DMAXSTA135DMAXSTA135DMAXSTA135DMAXSTA135DMAXSTA135DMAXSTA135DMAXSTA135DF< E	I/O Pin Input Specifications 34	19
Idle Current (IDOZE) 348 Idle Current (IDDE) 347 Operating Current (IDD) 346 Operating MIPS vs. Voltage 390 Power-Down Current (IPD) 348 Power-down Current (IPD) 348 Power-down Current (IPD) 390 Program Memory 351, 391 Temperature and Voltage 390 Temperature and Voltage Specifications 345 Thermal Operating Conditions 390 Demonstration/Development Boards, Evaluation Kits, and 312 Development Support 339 DMA Module 56 DMAC Register Map 56 DMAC Register Map 56 DMAXCON 135 DMAXCON 135 DMAXTA 135 DMAXSTA 135 DMAXSTB 135 DAY 135 DAY 135 DMAXSTB 135 DAY 135 DAY 135 DAY 135 DMAXSTA 135 DAY 135 D		
Idle Current (IDLE) 347 Operating Current (IDD) 346 Operating MIPS vs. Voltage 390 Power-Down Current (IPD) 348 Power-down Current (IPD) 390 Program Memory 351, 391 Temperature and Voltage 390 Temperature and Voltage 390 Demonstration/Development Boards, Evaluation Kits, and 312 Starter Kits 342 Development Support 339 DMA Register Map 56 DMAC Register Map 56 DMAC Register Map 135 DMAXCON 135 DMAXCON 135 DMAXSTA 135 DMAXSTA 135 DMAXSTB 135 DXASTB 135		
Operating Current (IDD)346Operating MIPS vs. Voltage390Power-Down Current (IPD)348Power-down Current (IPD)390Program Memory351, 391Temperature and Voltage390Temperature and Voltage Specifications345Thermal Operating Conditions390Demonstration/Development Boards, Evaluation Kits, and Starter Kits342Development Support339DMA Register Map56DMAC Registers135DMAxCNT135DMAXCON135DMAXREQ135DMAXSTA135DMAXSTA135DMAXSTB135DSP Engine33Multiplier35		
Operating MIPS vs. Voltage390Power-Down Current (IPD)348Power-down Current (IPD)390Program Memory351, 391Temperature and Voltage390Temperature and Voltage Specifications345Thermal Operating Conditions390Demonstration/Development Boards, Evaluation Kits, and Starter Kits342Development Support339DMA Register Map56DMAC Registers135DMAxCNT135DMAxCON135DMAXCON135DMAXSTA135DMAXSTA135DMAXSTB135DATA135DMAxSTB135DSP Engine33Multiplier35	Idle Current (IIDLE)	17
Power-Down Current (IPD)348Power-down Current (IPD)390Program Memory351, 391Temperature and Voltage390Temperature and Voltage Specifications345Thermal Operating Conditions390Demonstration/Development Boards, Evaluation Kits, and Starter Kits342Development Support339DMA Register Map56DMAC Registers135DMAxCNT135DMAxCON135DMAXCON135DMAXREQ135DMAXSTA135DMAXSTB135DASTA135DSP Engine33Multiplier35		
Power-down Current (IPD)390Program Memory351, 391Temperature and Voltage390Temperature and Voltage Specifications345Thermal Operating Conditions390Demonstration/Development Boards, Evaluation Kits, and Starter Kits342Development Support339DMA Module56DMAC Register Map56DMAC Registers135DMAxCNT135DMAxCON135DMAXCON135DMAXSTA135DMAXSTB135DMAXSTB135DSP Engine33Multiplier35E135	Operating MIPS vs. Voltage 39	90
Program Memory351, 391Temperature and Voltage390Temperature and Voltage Specifications345Thermal Operating Conditions390Demonstration/Development Boards, Evaluation Kits, and Starter Kits342Development Support339DMA Module339DMA Register Map56DMAC Registers135DMAXCON135DMAXCON135DMAXREQ135DMAXSTA135DMAXSTB135DASTB135DSP Engine33Multiplier35E135		
Temperature and Voltage 390 Temperature and Voltage Specifications 345 Thermal Operating Conditions 390 Demonstration/Development Boards, Evaluation Kits, and 342 Development Support 339 DMA Module 339 DMA Register Map 56 DMAC Registers 135 DMAXCNT 135 DMAXPAD 135 DMAXREQ 135 DMAXSTA 135 DMAXSTB 135 DSP Engine 33 Multiplier 35		
Temperature and Voltage Specifications345Thermal Operating Conditions390Demonstration/Development Boards, Evaluation Kits, and Starter Kits342Development Support339DMA Module339DMA Register Map56DMAC Registers135DMAxCNT135DMAxCON135DMAxREQ135DMAxREQ135DMAxSTA135DMAxSTB135Doze Mode158DSP Engine33Multiplier35E135	o ,	
Thermal Operating Conditions390Demonstration/Development Boards, Evaluation Kits, and Starter Kits342Development Support339DMA Module339DMA Register Map56DMAC Registers135DMAXCNT135DMAXCON135DMAXREQ135DMAXREQ135DMAXSTA135DMAXSTB135Doze Mode158DSP Engine33Multiplier35E		
Demonstration/Development Boards, Evaluation Kits, and Starter Kits		
Starter Kits342Development Support339DMA Module56DMAC Registers135DMAXCNT135DMAXCON135DMAXPAD135DMAXREQ135DMAXSTA135DOZE Mode158DSP Engine33Multiplier35	Thermal Operating Conditions) 0
Development Support		
DMA Module DMA Register Map		
DMA Register Map 56 DMAC Registers 135 DMAXCNT 135 DMAxCON 135 DMAxPAD 135 DMAxREQ 135 DMAxSTA 135 Doze Mode 158 DSP Engine 33 Multiplier 35		39
DMAC Registers 135 DMAXCNT 135 DMAXCON 135 DMAXPAD 135 DMAXREQ 135 DMAXSTA 135 DOZE Mode 158 DSP Engine 33 Multiplier 35		
DMAxCNT 135 DMAxCON 135 DMAxPAD 135 DMAxREQ 135 DMAxSTA 135 DMAxSTB 135 Doze Mode 158 DSP Engine 33 Multiplier 35		
DMAxCON 135 DMAxPAD 135 DMAxREQ 135 DMAxSTA 135 DMAxSTB 135 Doze Mode 158 DSP Engine 33 Multiplier 35		
DMAxPAD 135 DMAxREQ 135 DMAxSTA 135 DMAxSTB 135 Doze Mode 158 DSP Engine 33 Multiplier 35		
DMAxREQ 135 DMAxSTA 135 DMAxSTB 135 Doze Mode 158 DSP Engine 33 Multiplier 35 E 1000		
DMAxSTA 135 DMAxSTB 135 Doze Mode 158 DSP Engine 33 Multiplier 35 E		
DMAxSTB		
Doze Mode 158 DSP Engine 33 Multiplier 35		
DSP Engine		
Multiplier 35		
E	•	
—	Multiplier 3	35
—	E	
	—	

,A	IN MODULE	
	CiBUFPNT1 register	259
	CiBUFPNT2 register	
	CiBUFPNT3 register	

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

查询]
CiCFG2 register	
CiCTRL1 register	
CiCTRL2 register	
CiEC register	
CiFCTRL register	
CiFEN1 register	
CiFIFO register	
CiFMSKSEL1 register	
CiFMSKSEL2 register	
CilNTE register	
CiRXFnEID register	
CiRXFnSID register	
CiRXFUL1 register	
CiRXFUL2 register	
CiRXMnEID register	
CiRXMnSID register	
CiRXOVF1 register	
CiRXOVF2 register	
CiTRmnCON register	
CiVEC register	
ECAN1 Register Map (C1CTRL1.WIN = 0 or 1)58	
ECAN1 Register Map (C1CTRL1.WIN = 0)	
ECAN1 Register Map (C1CTRL1.WIN = 1)	
Frame Types	
Modes of Operation	
Overview	
ECAN Registers	
Acceptance Filter Enable Register (CiFEN1))
Acceptance Filter Extended Identifier Register n (CiRXF-	
nEID)	
Acceptance Filter Mask Extended Identifier Register n	۱
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID)265	1 5
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID)265 Acceptance Filter Mask Standard Identifier Register n	ו 5 ו
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID)265 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID)265	1
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID)265 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID)265 Acceptance Filter Standard Identifier Register n (CiRXF-	1
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID)	n 5 1 5 - 2
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID)	n 5 - 2 7
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID)	
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID)	n 5 n 5 - 2 7 8)
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID)	
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 265 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFCTRL) 253	
Acceptance Filter Mask Extended Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 265 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFCTRL) 253 FIFO Status Register (CiFIFO) 254	n 5 - 27 3 0 1 3 4
Acceptance Filter Mask Extended Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 265 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFCTRL) 253 FIFO Status Register (CiFIFO) 254 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 259	
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 265 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFCTRL) 253 FIFO Status Register (CiFIFO) 254 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261	1515-273013491
Acceptance Filter Mask Extended Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 265 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFCTRL) 253 FIFO Status Register (CiFIFO) 254 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261 Filter 15-8 Mask Selection Register (CiFMSKSEL2) 264	n 5 n 5 - 2 7 8 0 1 8 4 9 1 4
Acceptance Filter Mask Extended Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFCTRL) 253 FIFO Status Register (CiFIFO) 254 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261 Filter 15-8 Mask Selection Register (CiBUFPNT2) 264 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 264	n 5 - 27 3 0 3 4 9 4 0
Acceptance Filter Mask Extended Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFCTRL) 253 FIFO Status Register (CiFIFO) 254 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 260 Filter 7-0 Mask Selection Register (CiBUFPNT2) 260	1515-273013491403
Acceptance Filter Mask Extended Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 265 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFCTRL) 253 FIFO Status Register (CiFIFO) 254 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 260 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 260 Filter 7-0 Mask Selection Register (CiFMSKSEL1) 263 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260	1515-2730134914030
Acceptance Filter Mask Extended Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 265 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFCTRL) 253 FIFO Status Register (CiFIFO) 254 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 260 Filter 7-0 Mask Selection Register (CiFMSKSEL1) 263 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Interrupt Code Register (CiVEC) 252	1515-27301349140302
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 265 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFIFO) 254 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 260 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 260 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Interrupt Code Register (CiVEC) 252 Interrupt Enable Register (CiNTE) 252	1515-278018491408026
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 265 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFTRL) 253 FIFO Status Register (CiFIFO) 254 Filter 12-15 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 260 Filter 3-1 Buffer Pointer Register (CiBUFPNT2) 260 Filter 4-7 Buffer Pointer Register (CiBUFPNT3) 260 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Interrupt Code Register (CiVEC) 252 Interrupt Enable Register (CiNTE) 256 Interrupt Flag Register (CiNTF) 255	1515-2730134914030265
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 265 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFIFO) 253 FIFO Status Register (CiFIFO) 254 Filter 12-15 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 260 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 260 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Interrupt Code Register (CiVEC) 252 Interrupt Enable Register (CiNTE) 256 Interrupt Flag Register (CiNTF) 255 Receive Buffer Full Register 1 (CiRXFUL1) 266	1515-27301349140302856
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 265 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFIFO) 253 FIFO Status Register (CiFIFO) 254 Filter 12-15 Buffer Pointer Register (CiBUFPNT1) 259 Filter 15-8 Mask Selection Register (CiBUFPNT4) 261 Filter 4-7 Buffer Pointer Register (CiBUFPNT4) 260 Filter 7-0 Mask Selection Register (CiBUFPNT3) 260 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Interrupt Code Register (CiINTE) 255 Interrupt Enable Register (CiINTE) 256 Interrupt Flag Register (CiINTF) 255 <td></td>	
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 265 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Status Register (CiFIFO) 253 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261 Filter 15-8 Mask Selection Register (CiBUFPNT4) 261 Filter 4-7 Buffer Pointer Register (CiBUFPNT3) 260 Filter 7-0 Mask Selection Register (CiBUFPNT3) 260 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Interrupt Code Register (CiINTE) 255 Interrupt Flag Register (CiINTF) 255 Receive Buffer Full Register 1 (CiRXFUL1	
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 265 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFTRL) 253 FIFO Status Register (CiFIFO) 254 Filter 12-15 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261 Filter 15-8 Mask Selection Register (CiBUFPNT4) 260 Filter 4-7 Buffer Pointer Register (CiBUFPNT3) 260 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Interrupt Code Register (CiNTE) 252 Interrupt Code Register (CiNTE) 252 Interrupt Flag Register (CiINTE) 255 Receive Buffer Full Register 1 (CiRXFUL1) 266 Receive Buffer Full Register 2 (CiRXFUL2) 266 Receive Buffer Full Register 2 (CiRXFUL2) 266	1 5 1 5 7 3 1 1 1 1 1 3 1 2 5 5 5 7 7
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 265 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFCTRL) 253 FIFO Status Register (CiFIFO) 254 Filter 12-15 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261 Filter 4-7 Buffer Pointer Register (CiBUFPNT4) 260 Filter 4-7 Buffer Pointer Register (CiBUFPNT3) 260 Filter 4-7 Buffer Pointer Register (CiBUFPNT3) 260 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Interrupt Code Register (CiNTE) 252 Interrupt Enable Register (CiINTF) 255 Receive Buffer Full Register 1 (CiRXFUL1) 266 Receive Buffer Full Register 2 (CiRXFUL2) 266 Receive Buffer Full Register 2 (CiRXFUL2) 266 Receive Buffer Full Register 2 (CiRXOVF1) 267 </td <td></td>	
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 265 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFTRL) 253 FIFO Status Register (CiFIFO) 254 Filter 12-15 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261 Filter 15-8 Mask Selection Register (CiBUFPNT4) 260 Filter 4-7 Buffer Pointer Register (CiBUFPNT3) 260 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Interrupt Code Register (CiNTE) 252 Interrupt Code Register (CiNTE) 252 Interrupt Flag Register (CiINTE) 255 Receive Buffer Full Register 1 (CiRXFUL1) 266 Receive Buffer Full Register 2 (CiRXFUL2) 266 Receive Buffer Full Register 2 (CiRXFUL2) 266	1 5 1 5 7 7 3 1 1 1 1 1 2 5 5 5 7 7 3 1 1 1 1 1 1 1 1 1 1 1 1 1
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 265 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFCTRL) 253 FIFO Status Register (CiFIFO) 254 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261 Filter 15-8 Mask Selection Register (CiFMSKSEL2) 264 Filter 4-7 Buffer Pointer Register (CiBUFPNT4) 261 Filter 4-7 Buffer Pointer Register (CiBUFPNT4) 260 Filter 4-7 Buffer Pointer Register (CiBUFPNT3) 260 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Interrupt Code Register (CiINTE) 255 Receive Buffer Full Register 1 (CiRXFUL1) 266 Receive Buffer Full Register 2 (CiRXFUL2) 266 Receive Buffer Full Register 2 (CiRXOVF1) 267 Receive Buffer Full Register 2 (CiRXOVF1) 26	1 5 7 3 1 1 1 1 1 2 5 5 5 7 7 3 3 1 1 1 1 1 1 1 2 1 5 7 7 7 3 1 1 1 1 1 1 1 1 1 1 1 1 1
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 265 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFTRL) 253 FIFO Status Register (CiFIFO) 254 Filter 12-15 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261 Filter 15-8 Mask Selection Register (CiBUFPNT4) 260 Filter 4-7 Buffer Pointer Register (CiBUFPNT3) 260 Filter 7-0 Mask Selection Register (CiBUFPNT3) 260 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Interrupt Code Register (CiINTE) 252 Interrupt Enable Register (CINTE) 255 Receive Buffer Full Register 1 (CiRXFUL1) 266 Receive Buffer Full Register 2 (CiRXFUL2) 266 Receive Buffer Full Register 2 (CiRXOVF1) 267 Receive Buffer Full Register 2 (CiRXOVF1) 267 </td <td></td>	
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 265 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFCTRL) 253 FIFO Status Register (CiFIFO) 254 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261 Filter 13-8 Mask Selection Register (CiBUFPNT4) 261 Filter 4-7 Buffer Pointer Register (CiBUFPNT4) 261 Filter 7-0 Mask Selection Register (CiBUFPNT3) 260 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Interrupt Code Register (CiVEC) 252 Interrupt Enable Register (CiNTF) 255 Receive Buffer Full Register 1 (CiRXFUL1) 266 Receive Buffer Full Register 2 (CiRXOVF1) 267 ECAN Transmit/Receive Error Count Register (CiEC) 257 ECAN Transmit/Receive Error Count Register (CiCIC)	
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 265 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Status Register (CiFTRL) 253 FIFO Status Register (CiFIFO) 254 Filter 12-15 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261 Filter 12-15 Buffer Pointer Register (CiBUFPNT2) 260 Filter 4-7 Buffer Pointer Register (CiBUFPNT3) 260 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Interrupt Code Register (CiINTE) 252 Interrupt Code Register (CiINTF) 255 Receive Buffer Full Register 1 (CiRXFUL1) 266 Receive Buffer Full Register 2 (CiRXOVF1) 267 Receive Buffer Full Register 2 (CiRXOVF1) 266 Receive Buffer Full Register 2 (CiRXOVF1) 267 Receive Buffer Full Register 2 (CiRXOVF1) 266	

F
Flash Program Memory77
Control Registers
Operations
Programming Algorithm 81
RTSP Operation
Table Instructions
Flexible Configuration
Н
High Temperature Electrical Characteristics
1
I/O Ports
Parallel I/O (PIO) 163
Write/Read Timing
I ² C
Operating Modes
Registers
In-Circuit Debugger
In-Circuit Serial Programming (ICSP)
Input Capture
Registers
Input Change Notification
Instruction Addressing Modes 67
File Register Instructions 67
Fundamental Modes Supported 68
MAC Instructions
MCU Instructions
Move and Accumulator Instructions
Other Instructions
Overview
Summary
Instruction-Based Power-Saving Modes
Idle
Sleep 157
Internal RC Oscillator
Use with WDT 326
Internet Address
Interrupt Control and Status Registers
IECx
IFSx
INTCON1
IPCx
Interrupt Setup Procedures
Initialization
Interrupt Disable 132
Interrupt Service Routine 132
Trap Service Routine
Interrupt Vector Table (IVT)
Interrupts Coincident with Power Save Instructions 158
J
JTAG Boundary Scan Interface
JTAG Interface
Μ
Memory Organization 39
Microchip Internet Web Site
Modes of Operation
Disable249

Initialization249Listen All Messages249Listen Only249

查询dsP-10093体J128MC804供应商	249
Normal Operation	249
Modulo Addressing	69
Applicability	70
Operation Example	69
Start and End Address	69
W Address Register Selection	69
Motor Control PWM	209
Motor Control PWM Module	
2-Output Register Map	52
6-Output Register Map	51
MPLAB ASM30 Assembler, Linker, Librarian	340
MPLAB ICD 3 In-Circuit Debugger System	341
MPLAB Integrated Development Environment Software	339
MPLAB PM3 Device Programmer	342
MPLAB REAL ICE In-Circuit Emulator System	341
MPLINK Object Linker/MPLIB Object Librarian	340

Ν

NVM Module	
Register Map	

0

Open-Drain Configuration	164
Output Compare	205
e de la companya de l	

Ρ

•
Packaging
Details
Marking
Peripheral Module Disable (PMD) 158
PICkit 2 Development Programmer/Debugger and PICkit 2
Debug Express
PICkit 3 In-Circuit Debugger/Programmer and PICkit 3 Debug
Express
Pinout I/O Descriptions (table) 17
PMD Module
Register Map66
PORTA
Register Map64, 65
PORTB
Register Map65
Power-on Reset (POR) 88
Power-Saving Features 157
Clock Frequency and Switching 157
Program Address Space
Construction72
Data Access from Program Memory Using Program
Space Visibility75
Data Access from Program Memory Using Table Instruc-
tions74
Data Access from, Address Generation73
Memory Map 39
Table Read Instructions
TBLRDH
TBLRDL
Visibility Operation75
Program Memory
Interrupt Vector
Organization
Reset Vector 40
Q
Quadrature Encoder Interface (QEI)
Quadrature Encoder Interface (QEI) Module
Register Map

D	
Г	

ĸ	
Reader Response	422
Register Map	
	64
CRC	
Dual Comparator	
Parallel Master/Slave Port	
Real-Time Clock and Calendar	. 64
Registers	
AD1CHS0 (ADC1 Input Channel 0 Select	284
AD1CHS123 (ADC1 Input Channel 1, 2, 3 Select)	
AD1CON1 (ADC1 Control 1)	
AD1CON2 (ADC1 Control 2)	
AD1CON3 (ADC1 Control 3)	280
AD1CON4 (ADC1 Control 4)	281
AD1CSSL (ADC1 Input Scan Select Low)	
AD1PCFGL (ADC1 Port Configuration Low)	
CiBUFPNT1 (ECAN Filter 0-3 Buffer Pointer)	
CiBUFPNT2 (ECAN Filter 4-7 Buffer Pointer)	
CiBUFPNT3 (ECAN Filter 8-11 Buffer Pointer)	
CiBUFPNT4 (ECAN Filter 12-15 Buffer Pointer)	261
CiCFG1 (ECAN Baud Rate Configuration 1)	
CiCFG2 (ECAN Baud Rate Configuration 2)	
CiCTRL1 (ECAN Control 1)	
CiCTRL2 (ECAN Control 2)	251
CiEC (ECAN Transmit/Receive Error Count)	257
CIFCTRL (ECAN FIFO Control)	253
CiFEN1 (ECAN Acceptance Filter Enable)	
CiFIFO (ECAN FIFO Status)	
CiFMSKSEL1 (ECAN Filter 7-0 Mask Selection) 3	203,
264	
CIINTE (ECAN Interrupt Enable)	256
CiINTF (ECAN Interrupt Flag)	255
CiRXFnEID (ECAN Acceptance Filter n Extended Id	enti-
fier)	
CiRXFnSID (ECAN Acceptance Filter n Standard Id	
fier)	
CIRXFUL1 (ECAN Receive Buffer Full 1)	
CiRXFUL2 (ECAN Receive Buffer Full 2)	
CiRXMnEID (ECAN Acceptance Filter Mask n Exten	ded
Identifier)	265
CiRXMnSID (ECAN Acceptance Filter Mask n Stand	
Identifier)	
CiRXOVF1 (ECAN Receive Buffer Overflow 1)	
CiRXOVF2 (ECAN Receive Buffer Overflow 2)	
CiTRBnSID (ECAN Buffer n Standard Identifier)	269,
270, 272	
CiTRmnCON (ECAN TX/RX Buffer m Control)	268
CiVEC (ECAN Interrupt Code)	
CLKDIV (Clock Divisor)	
CORCON (Core Control) 31	
DFLTCON (QEI Control)	
DMACS0 (DMA Controller Status 0)	140
DMACS1 (DMA Controller Status 1)	
DMAxCNT (DMA Channel x Transfer Count)	
DMAxCON (DMA Channel x Control)	
DMAXCON (DMA Channel & Control)	100
DMAxPAD (DMA Channel x Peripheral Address)	
DMAxREQ (DMA Channel x IRQ Select)	
DMAxSTA (DMA Channel x RAM Start Address A).	138
DMAxSTB (DMA Channel x RAM Start Address B).	138
DSADR (Most Recent DMA RAM Address)	
I2CxCON (I2Cx Control)	
I2CxMSK (I2Cx Slave Mode Address Mask)	220
I2CxSTAT (I2Cx Status)	
IFS0 (Interrupt Flag Status 0) 100,	
IFS1 (Interrupt Flag Status 1) 102,	
IFS2 (Interrupt Flag Status 2) 104,	
IFS3 (Interrupt Flag Status 3)	
IFS4 (Interrupt Flag Status 4)	
100, 100, 100, 100, 100, 100, 100, 100,	113

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

查询N549N9387797988666694供应商
INTTREG Interrupt Control and Status Register 131
IPC0 (Interrupt Priority Control 0)
IPC1 (Interrupt Priority Control 1)
IPC11 (Interrupt Priority Control 11)
IPC14 (Interrupt Priority Control 14)
IPC15 (Interrupt Priority Control 15)126
IPC16 (Interrupt Priority Control 16)127
IPC17 (Interrupt Priority Control 17) 128
IPC18 (Interrupt Priority Control 18)
IPC2 (Interrupt Priority Control 2)116
IPC3 (Interrupt Priority Control 3)117
IPC4 (Interrupt Priority Control 4)118
IPC5 (Interrupt Priority Control 5)119
IPC6 (Interrupt Priority Control 6)120
IPC7 (Interrupt Priority Control 7)121
IPC8 (Interrupt Priority Control 8)122
IPC9 (Interrupt Priority Control 9)123
NVMCON (Flash Memory Control)
NVMKEY (Nonvolatile Memory Key)80
OCxCON (Output Compare x Control)
OSCCON (Oscillator Control) 149
OSCTUN (FRC Oscillator Tuning) 153
P1DC3 (PWM Duty Cycle 3)221
PLLFBD (PLL Feedback Divisor)152
PMD1 (Peripheral Module Disable Control Register 1) 159
PMD2 (Peripheral Module Disable Control Register 2)
161 PMD3 (Peripheral Module Disable Control Register 3)
162 PWMxCON1 (PWM Control 1)215
PWMxCON2 (PWM Control 2)
PxDC1 (PWM Duty Cycle 1)
PxDC2 (PWM Duty Cycle 2)
PxDTCON1 (Dead-Time Control 1)
PxDTCON2 (Dead-Time Control 2)
PxFLTACON (Fault A Control)
PxOVDCON (Override Control)
PxSECMP (Special Event Compare)
PxTCON (PWM Time Base Control). 212, 289, 290, 291
PxTMR (PWM Timer Count Value)
PxTPER (PWM Time Base Period)
QEICON (QEI Control)
RCON (Reset Control)
SPIxCON1 (SPIx Control 1)229
SPIxCON2 (SPIx Control 2)231
SPIxSTAT (SPIx Status and Control)228
SR (CPU Status)
T1CON (Timer1 Control)196
TCxCON (Input Capture x Control)
TxCON (Type B Time Base Control)
TyCON (Type C Time Base Control)
UxMODE (UARTx Mode)242
UxSTA (UARTx Status and Control)
Illegal Opcode
Trap Conflict
Uninitialized W Register
Reset Sequence
Resets
S
Serial Peripheral Interface (SPI)
Software Reset Instruction (SWR)
Software Simulator (MPLAB SIM)

CALLL Stack Frame	67
Special Features of the CPU	321
SPI Module	
SPI1 Register Map	54
Symbols Used in Opcode Descriptions	332
System Control	
Register Map	65, 66

Т

Temperature and Voltage Specifications	
AC	392
Timer1	195
Timer2/3	
Timing Characteristics	
CLKO and I/O	355
Timing Diagrams	000
10-bit ADC Conversion (CHPS<1:0> = 01, SIMSAM	- 0
ASAM = 0, SSRC<2:0> = 000)	381
10-bit ADC Conversion (CHPS<1:0> = 01, SIMSAM	= 0,
ASAM = 1, SSRC<2:0> = 111, SAMC<4:0	
00001)	381
12-bit ADC Conversion (ASAM = 0, SSRC<2:0> = 0	00)
379	
Brown-out Situations	89
ECAN I/O	375
External Clock	353
I2Cx Bus Data (Master Mode)	371
I2Cx Bus Data (Slave Mode)	373
I2Cx Bus Start/Stop Bits (Master Mode)	
I2Cx Bus Start/Stop Bits (Slave Mode)	
Input Capture (CAPx)	
Motor Control PWM	
Motor Control PWM Fault	
OC/PWM	
Output Compare (OCx)	
QEA/QEB Input	
QEI Module Index Pulse	
Reset, Watchdog Timer, Oscillator Start-up Timer	
Power-up Timer	356
SPIx Master Mode (CKE = 0)	366
SPIx Master Mode (CKE = 1)	367
SPIx Slave Mode (CKE = 0)	
SPIx Slave Mode (CKE = 1)	
Timer1, 2, 3 External Clock	
TimerQ (QEI Module) External Clock	
Timing Requirements	000
ADC Conversion (10-bit mode)	207
ADC Conversion (12-bit Mode)	
CLKO and I/O	
External Clock	
Input Capture	361
SPIx Master Mode (CKE = 0)	
SPIx Module Master Mode (CKE = 1)	
SPIx Module Slave Mode (CKE = 0)	394
SPIx Module Slave Mode (CKE = 1)	394
Timing Specifications	
10-bit ADC Conversion Requirements	382
12-bit ADC Conversion Requirements	
CAN I/O Requirements	
I2Cx Bus Data Requirements (Master Mode)	
I2Cx Bus Data Requirements (Slave Mode)	
Motor Control PWM Requirements	
Output Compare Requirements	
PLL Clock	
QEI External Clock Requirements	
QEI Index Pulse Requirements	
Quadrature Decoder Requirements	
Reset, Watchdog Timer, Oscillator Start-up Timer, F	'ow-

查询dsPIC3999TipeM@@@她她感客eset Requirements...

337	
Simple OC/PWM Mode Requirements	362
SPIx Master Mode (CKE = 0) Requirements	366
SPIx Master Mode (CKE = 1) Requirements	367
SPIx Slave Mode (CKE = 0) Requirements	368
SPIx Slave Mode (CKE = 1) Requirements	370
Timer1 External Clock Requirements	358
Timer2 External Clock Requirements	359
Timer3 External Clock Requirements	359

U

UART Module	
UART1 Register Map	53
Universal Asynchronous Receiver Transmitter (UAF	RT) 241
Using the RCON Status Bits	

۷

Voltage Regulator (On-Chip)	325
W	
Watchdog Time-out Reset (WDTR)	
Watchdog Timer (WDT)	. 321, 326
Programming Considerations	
WWW Address	421

查句ESPIC33FJ128MC804供应商

查询**THEIMICROCHIP**WEESTE

Microchip provides online support via our WWW site at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers receives e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://support.microchip.com

查EADER RESPONSE供应商

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent		
RE:	Reader Response			
From:	Name			
	Company			
	Address			
	City / State / ZIP / Country			
	Telephone: ()	FAX: ()		
Applic	ation (optional):			
Would	l you like a reply?YN			
Devic	e: dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 dsPIC33FJ128MCX02/X04	and Literature Number: DS70291D		
Quest	ions:			
1. W	hat are the best features of this document?			
2. H	ow does this document meet your hardware and software	development needs?		
3. D	3. Do you find the organization of this document easy to follow? If not, why?			
4. W	hat additions to the document do you think would enhance	e the structure and subject?		
_				
_				
5. W	hat deletions from the document could be made without a	ffecting the overall usefulness?		
6. Is	there any incorrect or misleading information (what and w	here)?		
_				
7. H	ow would you improve this document?			

查询RRODUCTIDENTIFICA書ON SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Tape and Reel Fl	mark — mily — v Size (Kl ag (if app nge —	memory, 28-pin, Extended temperature, SPDIP package.
Architecture:	33 =	16-bit Digital Signal Controller
Flash Memory Family:	FJ =	Flash program memory, 3.3V
Product Group:	MC2 = MC3 = MC8 =	Motor Control familý
Pin Count:	02 = 04 =	28-pin 44-pin
Temperature Range:	E =	-40°C to+85°C (Industrial) -40°C to+125°C (Extended) -40°C to+140°C (High)
Package:	SO = ML = MM =	Skinny Plastic Dual In-Line - 300 mil body (SPDIP) Plastic Small Outline - Wide - 300 mil body (SOIC) Plastic Quad, No Lead Package - 8x8 mm body (QFN) Plastic Quad, No Lead Package - 6x6x0.9 body (QFN-S) Plastic Thin Quad Flatpack - 10x10x1 mm body (TQFP)



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205 China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4080

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

03/26/09