查询dsPIC33FJ32MC304供应商

009 Microchip Technology Inc.

sc.com

MICROCHIP

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 Data Sheet

High-Performance, 16-bit Digital Signal Controllers

Preliminary

查询dsPIC33FJ32MC304供应商

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- · Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION. INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, PIC³² logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

High-Performance, 16-bit Digital Signal Controllers

Operating Range:

- Up to 40 MIPS operation (at 3.0V -3.6V):
 - Industrial temperature range (-40°C to +85°C)
 - Extended temperature range (-40°C to +125°C)
- Up to 20 MIPS operation (at 3.0V -3.6V):
 - High temperature range (-40°C to +140°C)

High-Performance DSC CPU:

- Modified Harvard architecture
- C compiler optimized instruction set
- · 16-bit wide data path
- · 24-bit wide instructions
- Linear program memory addressing up to 4M instruction words
- · Linear data memory addressing up to 64 Kbytes
- 83 base instructions: mostly 1 word/1 cycle
- Two 40-bit accumulators with rounding and saturation options
- · Flexible and powerful addressing modes:
 - Indirect
 - Modulo
 - Bit-Reversed
- Software stack
- 16 x 16 fractional/integer multiply operations
- 32/16 and 16/16 divide operations
- Single-cycle multiply and accumulate:
- Accumulator write back for DSP operations
- Dual data fetch
- Up to ±16-bit shifts for up to 40-bit data

Direct Memory Access (DMA):

- 8-channel hardware DMA
- Up to 2 Kbytes dual ported DMA buffer area (DMA RAM) to store data transferred via DMA:
 - Allows data transfer between RAM and a peripheral while CPU is executing code (no cycle stealing)
- Most peripherals support DMA

Timers/Capture/Compare/PWM:

- Timer/Counters, up to five 16-bit timers:
 - Can pair up to make two 32-bit timers
 - One timer runs as a Real-Time Clock with an external 32.768 kHz oscillator
 - Programmable prescaler
- Input Capture (up to four channels):
 - Capture on up, down or both edges
 - 16-bit capture input functions
 - 4-deep FIFO on each capture
- Output Compare (up to four channels):
 - Single or Dual 16-bit Compare mode
 - 16-bit Glitchless PWM mode
- Hardware Real-Time Clock and Calendar (RTCC):
 - Provides clock, calendar and alarm functions

Interrupt Controller:

- 5-cycle latency
- · Up to 53 available interrupt sources
- · Up to three external interrupts
- Seven programmable priority levels
- Five processor exceptions

Digital I/O:

- · Peripheral pin Select functionality
- Up to 35 programmable digital I/O pins
- · Wake-up/Interrupt-on-Change for up to 31 pins
- Output pins can drive from 3.0V to 3.6V
- · Up to 5V output with open drain configuration
- · All digital input pins are 5V tolerant
- 4 mA sink on all I/O pins

On-Chip Flash and SRAM:

- Flash program memory (up to 128 Kbytes)
- Data SRAM (up to 16 Kbytes)
- Boot, Secure, and General Security for program Flash

查ystem Management4供应商

- · Flexible clock options:
 - External, crystal, resonator, internal RC
 - Fully integrated Phase-Locked Loop (PLL)
 - Extremely low jitter PLL
- · Power-up Timer
- Oscillator Start-up Timer/Stabilizer
- Watchdog Timer with its own RC oscillator
- Fail-Safe Clock Monitor
- Reset by multiple sources

Power Management:

- On-chip 2.5V voltage regulator
- · Switch between clock sources in real time
- · Idle, Sleep, and Doze modes with fast wake-up

Analog-to-Digital Converters (ADCs):

- 10-bit, 1.1 Msps or 12-bit, 500 Ksps conversion:
 - Two and four simultaneous samples (10-bit ADC)
 - Up to nine input channels with auto-scanning
 - Conversion start can be manual or synchronized with one of four trigger sources
 - Conversion possible in Sleep mode
 - ±2 LSb max integral nonlinearity
 - ±1 LSb max differential nonlinearity

Audio Digital-to-Analog Converter (DAC):

- 16-bit Dual Channel DAC module
- 100 Ksps maximum sampling rate
- Second-Order Digital Delta-Sigma Modulator

Comparator Module:

• Two analog comparators with programmable input/output configuration

CMOS Flash Technology:

- · Low-power, high-speed Flash technology
- Fully static design
- 3.3V (±10%) operating voltage
- · Industrial and Extended temperature
- · Low power consumption

Motor Control Peripherals:

- 6-channel 16-bit Motor Control PWM:
 - Three duty cycle generators
 - Independent or Complementary mode
 - Programmable dead-time and output polarity
 - Edge-aligned or center-aligned
 - Manual output override control
 - One Fault input
 - Trigger for ADC conversions
 - PWM frequency for 16-bit resolution
 (@ 40 MIPS) = 1220 Hz for Edge-Aligned mode, 610 Hz for Center-Aligned mode
 - PWM frequency for 11-bit resolution
 (@ 40 MIPS) = 39.1 kHz for Edge-Aligned mode, 19.55 kHz for Center-Aligned mode
- 2-channel 16-bit Motor Control PWM:
 - One duty cycle generator
 - Independent or Complementary mode
 - Programmable dead time and output polarity
 - Edge-aligned or center-aligned
 - Manual output override control
 - One Fault input
 - Trigger for ADC conversions
 - PWM frequency for 16-bit resolution
 (@ 40 MIPS) = 1220 Hz for Edge-Aligned mode, 610 Hz for Center-Aligned mode
 - PWM frequency for 11-bit resolution
 (@ 40 MIPS) = 39.1 kHz for Edge-Aligned mode, 19.55 kHz for Center-Aligned mode
- · 2-Quadrature Encoder Interface module:
 - Phase A, Phase B, and index pulse input
 - 16-bit up/down position counter
 - Count direction status
 - Position Measurement (x2 and x4) mode
 - Programmable digital noise filters on inputs
 - Alternate 16-bit Timer/Counter mode
 - Interrupt on position counter rollover/underflow

查询Communication3Modules

- 4-wire SPI (up to two modules):
 - Framing supports I/O interface to simple codecs
 - Supports 8-bit and 16-bit data
 - Supports all serial clock formats and sampling modes
- I²C™:
 - Full Multi-Master Slave mode support
 - 7-bit and 10-bit addressing
 - Bus collision detection and arbitration
 - Integrated signal conditioning
 - Slave address masking
- UART (up to two modules):
 - Interrupt on address bit detect
 - Interrupt on UART error
 - Wake-up on Start bit from Sleep mode
 - 4-character TX and RX FIFO buffers
 - LIN bus support
 - IrDA[®] encoding and decoding in hardware
 - High-Speed Baud mode
 - Hardware Flow Control with CTS and RTS
- Enhanced CAN (ECAN™ module) 2.0B active:
 - Up to eight transmit and up to 32 receive buffers
 - 16 receive filters and three masks
 - Loopback, Listen Only and Listen All
 - Messages modes for diagnostics and bus monitoring
 - Wake-up on CAN message
 - Automatic processing of Remote Transmission Requests
 - FIFO mode using DMA
 - DeviceNet[™] addressing support
- Parallel Master Slave Port (PMP/EPSP):
 - Supports 8-bit or 16-bit data
 - Supports 16 address lines
- Programmable Cyclic Redundancy Check (CRC):
 - Programmable bit length for the CRC generator polynomial (up to 16-bit length)
 - 8-deep, 16-bit or 16-deep, 8-bit FIFO for data input

Packaging:

- 28-pin SDIP/SOIC/QFN-S
- 44-pin TQFP/QFN

Note:	See the device variant table for	exact
	peripheral features per device.	

过5月1G33F3132MQ30243047商 dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04 PRODUCT FAMILIES

The device names, pin counts, memory sizes, and peripheral availability of each device are listed below. The following pages show their pinout diagrams.

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 **Controller Families**

						l	Remap	pable F	Periphe	ral									r)			
Device	Pins	Program Flash Memory (Kbyte)	RAM (Kbyte) ⁽¹⁾	Remappable Pins	16-bit Timer ⁽²⁾	Input Capture	Output Compare Standard PWM	Motor Control PWM (Channels) ⁽³⁾	Quadrature Encoder Interface	UART	SPI	ECANTM	External Interrupts ⁽⁴⁾	RTCC	I ² C ™	CRC Generator	10-bit/12-bit ADC (Channels)	6-pin 16-bit DAC	Analog Comparator (2 Channels/Voltage Regulator)	8-bit Parallel Master Port (Address Lines)	I/O Pins	Packages
dsPIC33FJ128MC804	44	128	16	26	5	4	4	6, 2	2	2	2	1	3	1	1	1	9	1	1/1	11	35	QFN TQFP
dsPIC33FJ128MC802	28	128	16	16	5	4	4	6, 2	2	2	2	1	3	1	1	1	6	0	1/0	2	21	SDIP SOIC QFN-S
dsPIC33FJ128MC204	44	128	8	26	5	4	4	6, 2	2	2	2	0	3	1	1	1	9	0	1/1	11	35	QFN TQFP
dsPIC33FJ128MC202	28	128	8	16	5	4	4	6, 2	2	2	2	0	3	1	1	1	6	0	1/0	2	21	SDIP SOIC QFN-S
dsPIC33FJ64MC804	44	64	16	26	5	4	4	6, 2	2	2	2	1	3	1	1	1	9	1	1/1	11	35	QFN TQFP
dsPIC33FJ64MC802	28	64	16	16	5	4	4	6, 2	2	2	2	1	3	1	1	1	6	0	1/0	2	21	SDIP SOIC QFN-S
dsPIC33FJ64MC204	44	64	8	26	5	4	4	6, 2	2	2	2	0	3	1	1	1	9	0	1/1	11	35	QFN TQFP
dsPIC33FJ64MC202	28	64	8	16	5	4	4	6, 2	2	2	2	0	3	1	1	1	6	0	1/0	2	21	SDIP SOIC QFN-S
dsPIC33FJ32MC304	44	32	4	26	5	4	4	6, 2	2	2	2	0	3	1	1	1	9	0	1/1	11	35	QFN TQFP
dsPIC33FJ32MC302	28	32	4	16	5	4	4	6, 2	2	2	2	0	3	1	1	1	6	0	1/0	2	21	SDIP SOIC QFN-S

RAM size is inclusive of 2 Kbytes of DMA RAM for all devices except dsPIC33FJ32MC302/304, which include 1 Kbyte of DMA RAM. Only four out of five timers are remappable. 1:


2:

Only PWM fault pins are remappable. 3:

Only two out of three interrupts are remappable. 4:

Note


查询RinPDiagramsMC304供应商




44-Pin QFN ⁽²⁾		R14		Pins are up to 5V toleran
	PGEC1/AN3/C2IN+/RP1 ⁽¹⁾ /CN5/RB1 PGED1/AN2/C2IN-/RP0 ⁽¹⁾ /CN4/RB0 AN1/VREF-/CN3/RA1 AN0/VREF+/CN2/RA0 <u>MCLR</u> AVDD	AVSS PWM1L1/DAC1LN/RP15 ⁽¹⁾ /CN11/PMCS1/RB15 PWM1H1/DAC1LP/RTCC/RP14 ⁽¹⁾ /CN12/PMWR/RB14 TCK/PMA7/RA7 TMS/PMA10/RA10		
AN4/C1IN-/RP2 ⁽¹⁾ /CN6/RB2		1 2 4 1 6 1 6 1 6 1 6 1 6 1 6 1 6 1 6 1 6 1	11	PWM1L2/DAC1RN/RP13 ⁽¹⁾ /CN13/PMRD/RB13
AN5/C1IN+/RP3 ⁽¹⁾ /CN7/RB3 2 AN6/DAC1RM/RP16 ⁽¹⁾ /CN8/RC0 2 AN7/DAC1LM/RP17 ⁽¹⁾ /CN9/RC1 2 AN8/CVREF/RP18 ⁽¹⁾ /PMA2/CN10/RC2 2	4 5 6		10 9 8 7	PWM1H2/DAC1RP/RP12 ⁽¹⁾ /CN14/PMD0/RB12 PGEC2/PWM1L3/RP11 ⁽¹⁾ /CN15/PMD1/RB11 PGED2/PWM1H3/RP10 ⁽¹⁾ /CN16/PMD2/RB10 VCAP/VDDCORE
			6	Vss RP25 ⁽¹⁾ /CN19/PMA6/RC9
Vss]]2 OSC1/CLKI/CN30/RA2]]3	9	20110004	5 4	RP24 ⁽¹⁾ /CN20/PMA5/RC8
OSC2/CLKO/CN29/RA3			3	PWM2L1/RP23 ⁽¹⁾ /CN17/PMA0/RC7 PWM2H1/RP22 ⁽¹⁾ /CN18/PMA1/RC6
TDO/PMA8/RA8 3 SOSCI/RP4 ⁽¹⁾ /CN1/RB4 3		4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	2 1	SDA1/RP9 ⁽¹⁾ /CN21/PMD3/RB9
L		V00 (RB5 (RB6 (RB7 (RB7 (RB8		
	SOSCO/T1CK/CN0/RA4 TDI/PMA9/RA9 RP19(1)/CN28/PMBE/RC3 RP20(1)/CN25/PMA4/RC4 RP21(1)/CN25/PMA3/RC5	VDD SDA1/RP5 ⁽¹⁾ /CN27/PMD7/RB5 SCL1/RP6 ⁽¹⁾ /CN24/PMD6/RB6 INT0/RP7 ⁽¹⁾ /CN23/PMD6/RB7 SCL1/RP8 ⁽¹⁾ /CN22/PMD4/RB8		
	DSCO/T 19 ⁽¹⁾ /CN 20 ⁽¹⁾ /CN 20 ⁽¹⁾ /CN	5(1)/CN 5(1)/CN 7(1)/CN 8(1)/CN		
	N A A A	ά <		
		PGED3/ PGEC3/		
Note 1: The RPx pins can be used by an and dsPIC33FJ128MCX02/X04	y remappable perip Controller Familie	heral. See the es" in this sec	table tion fo	e "dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 or the list of available peripherals.

查询PinPDiagrams/(Conthued)

44-Pin QFN ⁽²⁾		= Pins are up to 5V tolerant
AN4/C1IN-/RP2 ⁽¹⁾ /CN6/RB2 AN5/C1IN+/RP3 ⁽¹⁾ /CN7/RB3 AN6/RP16 ⁽¹⁾ /CN8/RC0 AN7/RP17 ⁽¹⁾ /CN9/RC1 AN8/CVREF/RP18 ⁽¹⁾ /PMA2/CN10/RC2 VD0 VS5 OSC1/CLKI/CN30/RA2 OSC2/CLKO/CN29/RA3 TDO/PMA8/RA8 SOSCI/RP4 ⁽¹⁾ /CN1/RB4	10 9 8 dsPIC33FJ32MC304 7 dsPIC33FJ64MC204 6 dsPIC33FJ128MC204 5 4 3 2	
and dsPIC33FJ128MCX02/X04 Co	ontroller Families" in this section for	"dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 the list of available peripherals. and is recommended to be connected to Vss externally.



查询RinPDiagrams/(Continued)



© 2009 Microchip Technology Inc.

查的esofiContentsIC304供应商

dsPl	C33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 Product Families	
1.0	Device Overview	
2.0	Guidelines for Getting Started with 16-bit Digital Signal Controllers	
3.0	CPU	
4.0	Memory Organization	
5.0	Flash Program Memory	77
6.0	Resets	
7.0	Interrupt Controller	
8.0	Direct Memory Access (DMA)	133
9.0	Oscillator Configuration	145
10.0	Power-Saving Features	157
	I/O Ports	
12.0	Timer1	195
13.0	Timer2/3 And TImer4/5 Feature	197
14.0	Input Capture	203
	Output Compare	
	Motor Control PWM Module	
	Quadrature Encoder Interface (QEI) Module	
18.0	Serial Peripheral Interface (SPI)	227
	Inter-Integrated Circuit™ (l ² C™)	
	Universal Asynchronous Receiver Transmitter (UART)	
21.0	Enhanced CAN (ECAN™) Module	
22.0	10-bit/12-bit Analog-to-Digital Converter (ADC1)	
23.0	Audio Digital-to-Analog Converter (DAC)	
24.0	Comparator Module	293
25.0	Real-Time Clock and Calendar (RTCC)	
26.0	Programmable Cyclic Redundancy Check (CRC) Generator	
27.0	Parallel Master Port (PMP)	
	Special Features	
	Instruction Set Summary	
30.0	Development Support	339
31.0	Electrical Characteristics	
32.0	High Temperature Electrical Characteristics	
33.0	Packaging Information	
Appe	endix A: Revision History	409
Index	<	415
The I	Microchip Web Site	421
	omer Change Notification Service	
Cust	omer Support	421
	ter Response	
Prod	uct Identification System	

查询dsPIC33FJ32MC304供应商 TO OUP VAL

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

Microchip's Worldwide Web site; http://www.microchip.com

• Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our website at www.microchip.com to receive the most current information on all of our products.

查到 ESPIC33F J32MC304 供应商


查询dopic的Evice的VERView

- **Note 1:** This data sheet summarizes the features the dsPIC33FJ32MC302/304, of dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This document contains device specific information for the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 Digital Signal Controller (DSC) Devices. The dsPIC33F devices contain extensive Digital Signal Processor (DSP) functionality with a high performance 16-bit microcontroller (MCU) architecture.

Figure 1-1 shows a general block diagram of the core and peripheral modules in the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. Table 1-1 lists the functions of the various pins shown in the pinout diagrams.





查询和BIE33FJ32MANOU供应查ESCRIPTIONS

Pin Nan	ne	Pin Type	Buffer Type	PPS	Description			
AN0-AN8		I	Analog	No	Analog input channels.			
CLKI		I	ST/CMOS	No	External clock source input. Always associated with OSC1 pin function. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.			
CLKO		0	—	No	Always associated with OSC2 pin function.			
OSC1		I	ST/CMOS	No	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.			
OSC2		I/O	—	No	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.			
SOSCI SOSCO		I O	ST/CMOS	No No	32.768 kHz low-power oscillator crystal input; CMOS otherwise. 32.768 kHz low-power oscillator crystal output.			
CN0-CN30		Ι	ST	No	Change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.			
IC1-IC2 IC7-IC8			ST ST	Yes Yes	Capture inputs 1/2. Capture inputs 7/8.			
OCFA		I	ST	Yes	Compare Fault A input (for Compare Channels 1, 2, 3 and 4).			
OC1-OC4		0		Yes	Compare outputs 1 through 4.			
INT0		I	ST	No	External interrupt 0.			
INT1		I	ST	Yes	External interrupt 1.			
INT2		I	ST	Yes	External interrupt 2.			
RA0-RA4 RA7-RA10		I/O I/O	ST ST	No No	PORTA is a bidirectional I/O port. PORTA is a bidirectional I/O port.			
RB0-RB15		I/O	ST	No	PORTB is a bidirectional I/O port.			
RC0-RC9		I/O	ST	No	PORTC is a bidirectional I/O port.			
T1CK		1	ST	No	Timer1 external clock input.			
T2CK		I	ST	Yes	Timer2 external clock input.			
T3CK		I	ST	Yes	Timer3 external clock input.			
T4CK		I	ST	Yes	Timer4 external clock input.			
T5CK			ST	Yes	Timer5 external clock input.			
U1CTS U1RTS		l O	ST —	Yes Yes	UART1 clear to send. UART1 ready to send.			
U1RX		Ĩ	ST	Yes	UART1 receive.			
U1TX		0	_	Yes	UART1 transmit.			
U2CTS		I	ST	Yes	UART2 clear to send.			
U2RTS		0	—	Yes	UART2 ready to send.			
U2RX			ST	Yes	UART2 receive.			
U2TX		0	-	Yes	UART2 transmit.			
SCK1		I/O	ST	Yes	Synchronous serial clock input/output for SPI1. SPI1 data in.			
SDI1 SDO1		1 0	ST —	Yes Yes	SPI1 data m.			
SS1		I/O	ST	Yes	SPI1 slave synchronization or frame pulse I/O.			
SCK2		I/O	ST	Yes	Synchronous serial clock input/output for SPI2.			
SDI2			ST	Yes	SPI2 data in.			
SDO2		0		Yes	SPI2 data out.			
SS2		1/0	ST	Yes	SPI2 slave synchronization or frame pulse I/O.			
SCL1 SDA1		1/O	ST	No	Synchronous serial clock input/output for I2C1.			
ASCL1		I/O I/O	ST ST	No No	Synchronous serial data input/output for I2C1. Alternate synchronous serial clock input/output for I2C1.			
ASDA1		1/O	ST	No	Alternate synchronous serial data input/output for I2C1.			
J	CMOS		S compatibl					
			Frigger input					
			eral Pin Sele		TTL = TTL input buffer			

TABLE FIC33F PINOUT 1/0 DESCRIPTIONS (CONTINUED)

Pin Name	Pin Type	Buffer Type	PPS	Description
TMS		ST	No	JTAG Test mode select pin.
ТСК	I	ST	No	JTAG test clock input pin.
TDI	1	ST	No	JTAG test data input pin.
TDO	0	_	No	JTAG test data output pin.
INDX1	I	ST	Yes	Quadrature Encoder Index1 Pulse input.
QEA1	I	ST	Yes	Quadrature Encoder Phase A input in QEI1 mode. Auxiliary Timer External Clock/Gate input in Timer mode.
QEB1	I	ST	Yes	Quadrature Encoder Phase A input in QEI1 mode. Auxiliary Timer External Clock/Gate input in Timer mode.
UPDN1	0	CMOS	Yes	Position Up/Down Counter Direction State.
INDX2	I	ST	Yes	Quadrature Encoder Index2 Pulse input.
QEA2	I	ST	Yes	Quadrature Encoder Phase A input in QEI2 mode. Auxiliary Timer External Clock/Gate input in Timer mode.
QEB2	I	ST	Yes	Quadrature Encoder Phase A input in QEI2 mode. Auxiliary Timer External Clock/Gate input in Timer mode.
UPDN2	0	CMOS	Yes	Position Up/Down Counter Direction State.
C1RX	I	ST	Yes	ECAN1 bus receive pin.
C1TX	0	_	Yes	ECAN1 bus transmit pin.
RTCC	0	—	No	Real-Time Clock Alarm Output.
CVREF	0	ANA	No	Comparator Voltage Reference Output.
C1IN-	I	ANA	No	Comparator 1 Negative Input.
C1IN+	I	ANA	No	Comparator 1 Positive Input.
C1OUT	0	_	Yes	Comparator 1 Output.
C2IN-	-	ANA	No	Comparator 2 Negative Input.
C2IN+	1	ANA	No	Comparator 2 Positive Input.
C2OUT	0	—	Yes	Comparator 2 Output.
PMA0	I/O	TTL/ST	No	Parallel Master Port Address Bit 0 Input (Buffered Slave modes) and Output (Master modes).
PMA1	I/O	TTL/ST	No	Parallel Master Port Address Bit 1 Input (Buffered Slave modes) and Output (Master modes).
PMA2 -PMPA10	0	_	No	Parallel Master Port Address (Demultiplexed Master Modes).
PMBE	0	_	No	Parallel Master Port Byte Enable Strobe.
PMCS1	0	—	No	Parallel Master Port Chip Select 1 Strobe.
PMD0-PMPD7	I/O	TTL/ST	No	Parallel Master Port Data (Demultiplexed Master mode) or Address/ Data (Multiplexed Master modes).
PMRD	0	—	No	Parallel Master Port Read Strobe.
PMWR	0	—	No	Parallel Master Port Write Strobe.
DAC1RN	0	_	No	DAC1 Negative Output.
DAC1RP	0	—	No	DAC1 Positive Output.
DAC1RM	0	—	No	DAC1 Output indicating middle point value (typically 1.65V).
DAC2RN	0	_	No	DAC2 Negative Output.
DAC2RP	0	—	No	DAC2 Positive Output.
DAC2RM	0		No	DAC2 Output indicating middle point value (typically 1.65V).

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels PPS = Peripheral Pin Select Analog = Analog inputP = PoweO = OutputI = InputTTL = TTL input buffer

Pin Name	Pin Type	Buffer Type	PPS	Description
FLTA1	Ι	ST	Yes	PWM1 Fault A input.
PWM1L1	0	_	No	PWM1 Low output 1
PWM1H1	0	_	No	PWM1 High output 1
PWM1L2	0	—	No	PWM1 Low output 2
PWM1H2	0	—	No	PWM1 High output 2
PWM1L3	0	—	No	PWM1 Low output 3
PWM1H3	0	—	No	PWM1 High output 3
FLTA2	I	ST	Yes	PWM2 Fault A input.
PWM2L1	0	—	No	PWM2 Low output 1
PWM2H1	0	—	No	PWM2 High output 1
PGED1	I/O	ST	No	Data I/O pin for programming/debugging communication channel 1.
PGEC1	I	ST	No	Clock input pin for programming/debugging communication channel 1.
PGED2	I/O	ST	No	Data I/O pin for programming/debugging communication channel 2.
PGEC2	I	ST	No	Clock input pin for programming/debugging communication channel 2.
PGED3	I/O	ST	No	Data I/O pin for programming/debugging communication channel 3.
PGEC3	I	ST	No	Clock input pin for programming/debugging communication channel 3.
MCLR	I/P	ST	No	Master Clear (Reset) input. This pin is an active-low Reset to the device.
AVDD	Р	Р	No	Positive supply for analog modules. This pin must be connected at all times.
AVss	Р	Р	No	Ground reference for analog modules.
Vdd	Р		No	Positive supply for peripheral logic and I/O pins.
VCAP/VDDCORE	Р	—	No	CPU logic filter capacitor connection.
Vss	Р	_	No	Ground reference for logic and I/O pins.
VREF+	I	Analog	No	Analog voltage reference (high) input.
VREF-	I	Analog	No	Analog voltage reference (low) input.

查询**TABLE 331** T321 RINOL MORE SCRIPTIONS (CONTINUED)

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels PPS = Peripheral Pin Select Analog = Analog input P = Power O = Output I = Input TTL = TTL input buffer 查句ESPIC33FJ32MC304供应商

查说2.9PIC 39 UD ALINES FOR GETTING STARTED WITH 16-BIT DIGITAL SIGNAL CONTROLLERS

- Note 1: This data sheet summarizes the features dsPIC33FJ32MC302/304, of the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

2.1 Basic Connection Requirements

Getting started with the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of 16-bit Digital Signal Controllers (DSC) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins (regardless if ADC module is not used)
- (see Section 2.2 "Decoupling Capacitors")
 VCAP/VDDCORE
- (see Section 2.3 "Capacitor on Internal Voltage Regulator (VCAP/VDDCORE)")
- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming™ (ICSP™) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSC1 and OSC2 pins when external oscillator source is used

```
(see Section 2.6 "External Oscillator Pins")
```

```
Additionally, the following pins may be required:
```

VREF+/VREF- pins used when external voltage reference for ADC module is implemented

```
Note: The AVDD and AVSS pins must be 
connected independent of the ADC 
voltage reference source.
```


2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1 μ F (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μ F in parallel with 0.001 μ F.
- **Maximizing performance:** On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

查阅RE 2633FJ32MRECOMMERDED MINIMUM CONNECTION



2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including DSCs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.

2.3 Capacitor on Internal Voltage Regulator (VCAP/VDDCORE)

A low-ESR (< 5 Ohms) capacitor is required on the VCAP/VDDCORE pin, which is used to stabilize the voltage regulator output voltage. The VCAP/VDDCORE pin must not be connected to VDD, and must have a capacitor between 4.7 μ F and 10 μ F, 16V connected to ground. The type can be ceramic or tantalum. Refer to **Section 31.0** "**Electrical Characteristics**" for additional information.

The placement of this capacitor should be close to the VCAP/VDDCORE. It is recommended that the trace length not exceed one-quarter inch (6 mm). Refer to **Section 28.2** "**On-Chip Voltage Regulator**" for details.

2.4 Master Clear (MCLR) Pin

The $\overline{\text{MCLR}}$ pin provides for two specific device functions:


- Device Reset
- Device programming and debugging.

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor C, be isolated from the MCLR pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.





2: $\underline{R1} \leq 470\Omega$ will limit any current flowing into MCLR from the external capacitor C, in the event of MCLR pin breakdown, due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS). Ensure that the MCLR pin VIH and VIL specifications are met.

查询245PIC39SB2N0S04供应商

The PGECx and PGEDx pins are used for In-Circuit Serial ProgrammingTM (ICSPTM) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes, and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] ICD 2, MPLAB[®] ICD 3 or MPLAB[®] REAL ICE[™].

For more information on ICD 2, ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip website.


- "MPLAB[®] ICD 2 In-Circuit Debugger User's Guide" DS51331
- *"Using MPLAB[®] ICD 2"* (poster) DS51265
- *"MPLAB[®] ICD 2 Design Advisory"* DS51566
- "Using MPLAB[®] ICD 3" (poster) DS51765
- *"MPLAB[®] ICD 3 Design Advisory"* DS51764
- "MPLAB[®] REAL ICE™ In-Circuit Debugger User's Guide" DS51616
- *"Using MPLAB[®] REAL ICE™"* (poster) DS51749

2.6 External Oscillator Pins

Many DSCs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 9.0 "Oscillator Configuration"** for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.

FIGURE 2-3: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



查询dsIOscillator.Walue(集页面) Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to 4 MHz < F_{IN} < 8 MHz to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside this range, the application must start-up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV and PLLDBF to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration word.

2.8 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 2, ICD 3 or REAL ICE is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "digital" pins, by setting all bits in the AD1PCFGL register.

The bits in this register that correspond to the A/D pins that are initialized by MPLAB ICD 2, ICD 3 or REAL ICE, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain A/D pins as analog input pins during the debug session, the user application must clear the corresponding bits in the AD1PCFGL register during initialization of the ADC module.

When MPLAB ICD 2, ICD 3 or REAL ICE is used as a programmer, the user application firmware must correctly configure the AD1PCFGL register. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

2.9 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic-low state.

Alternatively, connect a 1k to 10k resistor to Vss on unused pins and drive the output to logic low.

查询319PIC33PJ32MC304供应商

- Note 1: This data sheet summarizes the features of dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 2. CPU" (DS70204) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

3.1 Overview

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for DSP. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space. The actual amount of program memory implemented varies by device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any time.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can serve as a data, address or address offset register. The 16th working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls. There are two classes of instruction in the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices: MCU and DSP. These two instruction classes are seamlessly integrated into a single CPU. The instruction set includes many addressing modes and is designed for optimum C compiler efficiency. For most instructions, the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 3-1, and the programmer's model for the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 is shown in Figure 3-2.

3.2 Data Addressing Overview

The data space can be addressed as 32K words or 64 Kbytes and is split into two blocks, referred to as X and Y data memory. Each memory block has its own independent Address Generation Unit (AGU). The MCU class of instructions operates solely through the X memory AGU, which accesses the entire memory map as one linear data space. Certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y data space boundary is device-specific.

Overhead-free circular buffers (Modulo Addressing mode) are supported in both X and Y address spaces. The Modulo Addressing removes the software boundary checking overhead for DSP algorithms. Furthermore, the X AGU circular addressing can be used with any of the MCU class of instructions. The X AGU also supports Bit-Reversed Addressing to greatly simplify input or output data reordering for radix-2 FFT algorithms.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program-to-data-space mapping feature lets any instruction access program space as if it were data space.

③ ③ dsHDSP3Engine Overvier

The DSP engine features a high-speed 17-bit by 17-bit multiplier, a 40-bit ALU, two 40-bit saturating accumulators and a 40-bit bidirectional barrel shifter. The barrel shifter is capable of shifting a 40-bit value up to 16 bits right or left, in a single cycle. The DSP instructions operate seamlessly with all other instructions and have been designed for optimal real-time performance. The MAC instruction and other associated instructions can concurrently fetch two data operands from memory while multiplying two W registers and accumulating and optionally saturating the result in the same cycle. This instruction functionality requires that the RAM data space be split for these instructions and linear for all others. Data space partitioning is achieved in a transparent and flexible manner through dedicating certain working registers to each address space.


3.4 Special MCU Features

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 features a 17-bit by 17-bit single-cycle multiplier that is shared by both the MCU ALU and DSP engine. The multiplier can perform signed, unsigned and mixed-sign multiplication. Using a 17-bit by 17-bit multiplier for 16-bit by 16-bit multiplication not only allows you to perform mixed-sign multiplication, it also achieves accurate results for special operations, such as (-1.0) x (-1.0).


The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 supports 16/16 and 32/16 divide operations, both fractional and integer. All divide instructions are iterative operations. They must be executed within a REPEAT loop, resulting in a total execution time of 19 instruction cycles. The divide operation can be interrupted during any of those 19 cycles without loss of data.

A 40-bit barrel shifter is used to perform up to a 16-bit left or right shift in a single cycle. The barrel shifter can be used by both MCU and DSP instructions.

查询<mark>行IGURE3F1</mark>;32MC30**d**p**PIC33**括J32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04 CPU CORE BLOCK DIAGRAM



© 2009 Microchip Technology Inc.



查询3:5PIC3CPU3Control Registers .

R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0
OA	OB	SA ⁽¹⁾	SB ⁽¹⁾	OAB	SAB	DA	DC
bit 15							bit
R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	IPL<2:0> ⁽²⁾		RA	Ν	OV	Z	С
bit 7							bit
Legend:							
C = Clear on	ly bit	R = Readable	e bit	U = Unimplen	nented bit, read	l as '0'	
S = Set only	bit	W = Writable	bit	-n = Value at	POR		
'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15	OA: Accumula	ator A Overflo	w Status bit				
	1 = Accumula 0 = Accumula						
bit 14	OB: Accumula	ator B Overflo	w Status bit				
	1 = Accumula 0 = Accumula						
bit 13	SA: Accumula	ator A Saturati	on 'Sticky' Sta	atus bit ⁽¹⁾			
	1 = Accumula 0 = Accumula			en saturated at	some time		
bit 12	SB: Accumula	ator B Saturati	on 'Sticky' Sta	atus bit ⁽¹⁾			
	1 = Accumula 0 = Accumula			en saturated at	some time		
bit 11	0AB: 0A 0	B Combined A	Accumulator (Overflow Status	bit		
	1 = Accumula 0 = Neither Ac						
bit 10	SAB: SA SE	3 Combined A	ccumulator (S	Sticky) Status bit	(4)		
	1 = Accumula 0 = Neither Ac			have been satu ated	urated at some	time in the past	t
bit 9	DA: DO Loop	Active bit					
	1 = DO loop in 0 = DO loop ne						
bit 8	DC: MCU ALU	J Half Carry/B	orrow bit				
	•	ut from the 4th ult occurred	low-order bit	(for byte-sized d	lata) or 8th low-	order bit (for wo	ord-sized data
		out from the 4 ne result occu		bit (for byte-size	ed data) or 8th	low-order bit (1	or word-size
Note 1: 7	This bit can be rea	ad or cleared ((not set).				
	The IPL<2:0> bits .evel. The value						

- 3: The IPL<2:0> Status bits are read only when NSTDIS = 1 (INTCON1<15>).
- 4: This bit can be read or cleared (not set). Clearing this bit clears SA and SB.

IPL<3> = 1.

BEGISTER 331: 32 SROC PUSE TATUS REGISTER (CONTINUED)

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ⁽²⁾
	<pre>111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)</pre>
bit 4	RA: REPEAT Loop Active bit
	1 = REPEAT loop in progress 0 = REPEAT loop not in progress
bit 3	N: MCU ALU Negative bit
	 1 = Result was negative 0 = Result was non-negative (zero or positive)
bit 2	OV: MCU ALU Overflow bit
	This bit is used for signed arithmetic (two's complement). It indicates an overflow of a magnitude that causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred
bit 1	Z: MCU ALU Zero bit
	 1 = An operation that affects the Z bit has set it at some time in the past 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result)
bit 0	C: MCU ALU Carry/Borrow bit
	 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred

Note 1: This bit can be read or cleared (not set).

- 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
- 3: The IPL<2:0> Status bits are read only when NSTDIS = 1 (INTCON1<15>).
- 4: This bit can be read or cleared (not set). Clearing this bit clears SA and SB.

查询REGISTER 332MC3CCORCON: CORE CONTROL REGISTER

U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0
_	_	_	US	EDT ⁽¹⁾		DL<2:0>	
pit 15		·					bit
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	PSV	RND	IF
bit 7							bit
Legend:		C = Clear onl	v bit				
R = Readable	bit	W = Writable	•	-n = Value at l	POR	'1' = Bit is set	
0' = Bit is clear		'x = Bit is unk	nown	U = Unimplem	nented bit, rea	d as '0'	
				· · ·			
bit 15-13		nted: Read as '					
bit 12		Itiply Unsigned	-	l bit			
		gine multiplies a gine multiplies a					
bit 11	-	C Loop Termina	•	t(1)			
		te executing DO			eration		
	0 = No effect	t		-			
bit 10-8	DL<2:0>: DC	Loop Nesting	Level Status bi	ts			
	111 = 7 do 	oops active					
	•						
	•						
	001 = 1 DO H	oop active					
	000 = 0 DO I	oops active					
bit 7	SATA: ACCA	A Saturation En	able bit				
		lator A saturatio lator A saturatio					
bit 6	SATB: ACCI	B Saturation En	able bit				
		lator B saturatio lator B saturatio					
bit 5		ta Space Write		ne Saturation	Enable bit		
bit o		ace write satura	-				
		ace write satura					
bit 4	ACCSAT: AC	ccumulator Satu	uration Mode S	elect bit			
		uration (super s uration (normal					
bit 3		nterrupt Priority	-	it 2(2)			
DIL 3		errupt priority le					
		errupt priority le					
bit 2		m Space Visibil		ce Enable bit			
		, space visible ii					
		space not visib		ē			
	°eg.a	opube not viole					

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

BEGISTER 332: J32MCORCONT CORE CONTROL REGISTER (CONTINUED)

bit 1	RND: Rounding Mode Select bit
	1 = Biased (conventional) rounding enabled0 = Unbiased (convergent) rounding enabled
bit 0	IF: Integer or Fractional Multiplier Mode Select bit
	1 = Integer mode enabled for DSP multiply ops0 = Fractional mode enabled for DSP multiply ops

Note 1: This bit is always read as '0'.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

查询到6PIC 3. Serithmetic Logic 目nit (ALU)

The

dsPIC33FJ32MC302/304,

dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. Depending on the operation, the ALU can affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the "*dsPIC30F/33F Programmer's Reference Manual*" (DS70157) for information on the SR bits affected by each instruction.

ThedsPIC33FJ32MC302/304,dsPIC33FJ64MCX02/X04anddsPIC33FJ128MCX02/X04CPUincorporateshardware support for both multiplication and division.This includes a dedicated hardware multiplier andsupport hardware for 16-bit-divisor division.

3.6.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier of the DSP engine, the ALU supports unsigned, signed or mixed-sign operation in several MCU multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

3.6.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.7 DSP Engine

The DSP engine consists of a high-speed 17-bit x 17-bit multiplier, a barrel shifter and a 40-bit adder/subtracter (with two target accumulators, round and saturation logic).

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 is a single-cycle instruction flow architecture; therefore, concurrent operation of the DSP engine with MCU instruction flow is not possible. However, some MCU ALU and DSP engine resources can be used concurrently by the same instruction (e.g., ED, EDAC).

The DSP engine can also perform inherent accumulator-to-accumulator operations that require no additional data. These instructions are ADD, SUB and NEG.


The DSP engine has options selected through bits in the CPU Core Control register (CORCON), as listed below:

- Fractional or integer DSP multiply (IF)
- Signed or unsigned DSP multiply (US)
- Conventional or convergent rounding (RND)
- Automatic saturation on/off for ACCA (SATA)
- Automatic saturation on/off for ACCB (SATB)
- Automatic saturation on/off for writes to data memory (SATDW)
- Accumulator Saturation mode selection (ACCSAT)

A block diagram of the DSP engine is shown in Figure 3-3.

TABLE BIC 33F DSMINSTRUCTONS SUMMARY

Instruction	Algebraic Operation	ACC Write Back
CLR	A = 0	Yes
ED	A = (x - y)2	No
EDAC	A = A + (x - y)2	No
MAC	$A = A + (x \bullet y)$	Yes
MAC	A = A + x2	No
MOVSAC	No change in A	Yes
МРҮ	$A = x \bullet y$	No
МРҮ	A = x 2	No
MPY.N	$A = -x \bullet y$	No
MSC	$A = A - x \bullet y$	Yes



查询和FIC33时的TMP的研究应商

The 17-bit x 17-bit multiplier is capable of signed or unsigned operation and can multiplex its output using a scaler to support either 1.31 fractional (Q31) or 32-bit integer results. Unsigned operands are zero-extended into the 17th bit of the multiplier input value. Signed operands are sign-extended into the 17th bit of the multiplier input value. The output of the 17-bit x 17-bit multiplier/scaler is a 33-bit value that is sign-extended to 40 bits. Integer data is inherently represented as a signed two's complement value, where the Most Significant bit (MSb) is defined as a sign bit. The range of an N-bit two's complement integer is -2^{N-1} to $2^{N-1} - 1$.

- For a 16-bit integer, the data range is -32768 (0x8000) to 32767 (0x7FFF) including 0.
- For a 32-bit integer, the data range is
 -2,147,483,648 (0x8000 0000) to 2,147,483,647 (0x7FFF FFFF).

When the multiplier is configured for fractional multiplication, the data is represented as a two's complement fraction, where the MSb is defined as a sign bit and the radix point is implied to lie just after the sign bit (QX format). The range of an N-bit two's complement fraction with this implied radix point is -1.0 to $(1 - 2^{1-N})$. For a 16-bit fraction, the Q15 data range is -1.0 (0x8000) to 0.999969482 (0x7FFF) including 0 and has a precision of 3.01518x10⁻⁵. In Fractional mode, the 16 x 16 multiply operation generates a 1.31 product that has a precision of 4.65661 x 10⁻¹⁰.

The same multiplier is used to support the MCU multiply instructions, which include integer 16-bit signed, unsigned and mixed sign multiply operations.

The MUL instruction can be directed to use byte or word-sized operands. Byte operands direct a 16-bit result, and word operands direct a 32-bit result to the specified registers in the W array.

3.7.2 DATA ACCUMULATORS AND ADDER/SUBTRACTER

The data accumulator consists of a 40-bit adder/subtracter with automatic sign extension logic. It can select one of two accumulators (A or B) as its pre-accumulation source and post-accumulation destination. For the ADD and LAC instructions, the data to be accumulated or loaded can be optionally scaled using the barrel shifter prior to accumulation.

3.7.2.1 Adder/Subtracter, Overflow and Saturation

The adder/subtracter is a 40-bit adder with an optional zero input into one side, and either true or complement data into the other input.

- In the case of addition, the Carry/Borrow input is active-high and the other input is true data (not complemented).
- In the case of subtraction, the Carry/Borrow input is active-low and the other input is complemented.

The adder/subtracter generates Overflow Status bits, SA/SB and OA/OB, which are latched and reflected in the STATUS register:

- Overflow from bit 39: this is a catastrophic overflow in which the sign of the accumulator is destroyed.
- Overflow into guard bits 32 through 39: this is a recoverable overflow. This bit is set whenever all the guard bits are not identical to each other.

The adder has an additional saturation block that controls accumulator data saturation, if selected. It uses the result of the adder, the Overflow Status bits described previously and the SAT<A:B> (CORCON<7:6>) and ACCSAT (CORCON<4>) mode control bits to determine when and to what value to saturate.

Six STATUS register bits support saturation and overflow:

- OA: ACCA overflowed into guard bits
- OB: ACCB overflowed into guard bits
- SA: ACCA saturated (bit 31 overflow and saturation) or

ACCA overflowed into guard bits and saturated (bit 39 overflow and saturation)

SB: ACCB saturated (bit 31 overflow and saturation)

or ACCB overflowed into guard bits and saturated (bit 39 overflow and saturation)

- · OAB: Logical OR of OA and OB
- SAB: Logical OR of SA and SB

The OA and OB bits are modified each time data passes through the adder/subtracter. When set, they indicate that the most recent operation has overflowed into the accumulator guard bits (bits 32 through 39). The OA and OB bits can also optionally generate an arithmetic warning trap when set and the corresponding Overflow Trap Flag Enable bits (OVATE, OVBTE) in the INTCON1 register are set (refer to **Section 7.0 "Interrupt Controller"**). This allows the user application to take immediate action, for example, to correct system gain.

The SA and SB bits are modified each time data passes through the adder/subtracter, but can only be cleared by the user application. When set, they indicate that the accumulator has overflowed its maximum range (bit 31 for 32-bit saturation or bit 39 for 40-bit saturation) and is saturated (if saturation is enabled). When saturation is not enabled, SA and SB default to bit 39 overflow and thus indicate that a catastrophic overflow has occurred. If the COVTE bit in the INTCON1 register is set, the SA and SB bits generate an arithmetic warning trap when saturation is disabled. **The Overtow Fand Mean of the Status** bits can optionally be viewed in the Status Register (SR) as the logical OR of OA and OB (in bit OAB) and the logical OR of SA and SB (in bit SAB). Programmers can check one bit in the STATUS register to determine if either accumulator has overflowed, or one bit to determine if either accumulator has saturated. This is useful for complex number arithmetic, which typically uses both accumulators.

The device supports three Saturation and Overflow modes:

• Bit 39 Overflow and Saturation:

When bit 39 overflow and saturation occurs, the saturation logic loads the maximally positive 9.31 (0x7FFFFFFFFF) or maximally negative 9.31 value (0x800000000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user application. This condition is referred to as 'super saturation' and provides protection against erroneous data or unexpected algorithm problems (such as gain calculations).

• Bit 31 Overflow and Saturation:

When bit 31 overflow and saturation occurs, the saturation logic then loads the maximally positive 1.31 value (0x007FFFFFF) or maximally negative 1.31 value (0x0080000000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user application. When this Saturation mode is in effect, the guard bits are not used, so the OA, OB or OAB bits are never set.

 Bit 39 Catastrophic Overflow: The bit 39 Overflow Status bit from the adder is used to set the SA or SB bit, which remains set until cleared by the user application. No saturation operation is performed, and the accumulator is allowed to overflow, destroying its sign. If the COVTE bit in the INTCON1 register is set, a catastrophic overflow can initiate a trap exception.

3.7.3 ACCUMULATOR 'WRITE BACK'

The MAC class of instructions (with the exception of MPY, MPY.N, ED and EDAC) can optionally write a rounded version of the high word (bits 31 through 16) of the accumulator that is not targeted by the instruction into data space memory. The write is performed across the X bus into combined X and Y address space. The following addressing modes are supported:

- W13, Register Direct: The rounded contents of the non-target accumulator are written into W13 as a 1.15 fraction.
- [W13] + = 2, Register Indirect with Post-Increment: The rounded contents of the non-target accumulator are written into the address pointed to by W13 as a 1.15 fraction. W13 is then incremented by 2 (for a word write).

3.7.3.1 Round Logic

The round logic is a combinational block that performs a conventional (biased) or convergent (unbiased) round function during an accumulator write (store). The Round mode is determined by the state of the RND bit in the CORCON register. It generates a 16-bit, 1.15 data value that is passed to the data space write saturation logic. If rounding is not indicated by the instruction, a truncated 1.15 data value is stored and the least significant word is simply discarded.

Conventional rounding zero-extends bit 15 of the accumulator and adds it to the ACCxH word (bits 16 through 31 of the accumulator).

- If the ACCxL word (bits 0 through 15 of the accumulator) is between 0x8000 and 0xFFFF (0x8000 included), ACCxH is incremented.
- If ACCxL is between 0x0000 and 0x7FFF, ACCxH is left unchanged.

A consequence of this algorithm is that over a succession of random rounding operations, the value tends to be biased slightly positive.

Convergent (or unbiased) rounding operates in the same manner as conventional rounding, except when ACCxL equals 0x8000. In this case, the Least Significant bit (bit 16 of the accumulator) of ACCxH is examined:

- If it is '1', ACCxH is incremented.
- If it is '0', ACCxH is not modified.

Assuming that bit 16 is effectively random in nature, this scheme removes any rounding bias that may accumulate.

The SAC and SAC.R instructions store either a truncated (SAC), or rounded (SAC.R) version of the contents of the target accumulator to data memory via the X bus, subject to data saturation (see **Section 3.7.3.2 "Data Space Write Saturation"**). For the MAC class of instructions, the accumulator write-back operation functions in the same manner, addressing combined MCU (X and Y) data space though the X bus. For this class of instructions, the data is always subject to rounding.

查询到了到233F Data Space Mite Saturation

In addition to adder/subtracter saturation, writes to data space can also be saturated, but without affecting the contents of the source accumulator. The data space write saturation logic block accepts a 16-bit, 1.15 fractional value from the round logic block as its input, together with overflow status from the original source (accumulator) and the 16-bit round adder. These inputs are combined and used to select the appropriate 1.15 fractional value as output to write to data space memory.

If the SATDW bit in the CORCON register is set, data (after rounding or truncation) is tested for overflow and adjusted accordingly:

- For input data greater than 0x007FFF, data written to memory is forced to the maximum positive 1.15 value, 0x7FFF.
- For input data less than 0xFF8000, data written to memory is forced to the maximum negative 1.15 value, 0x8000.

The Most Significant bit of the source (bit 39) is used to determine the sign of the operand being tested.

If the SATDW bit in the CORCON register is not set, the input data is always passed through unmodified under all conditions.

3.7.4 BARREL SHIFTER

The barrel shifter can perform up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either of the two DSP accumulators or the X bus (to support multi-bit shifts of register or memory data).

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

The barrel shifter is 40 bits wide, thereby obtaining a 40-bit result for DSP shift operations and a 16-bit result for MCU shift operations. Data from the X bus is presented to the barrel shifter between bit positions 16 and 31 for right shifts, and between bit positions 0 and 16 for left shifts.

查句ESPIC33FJ32MC304供应商

查询410PICMEMORYOORCANIZATION

Note:	This data sheet summarizes the features
	of the dsPIC33FJ32MC302/304,
	dsPIC33FJ64MCX02/X04 and
	dsPIC33FJ128MCX02/X04 family of
	devices. It is not intended to be a
	comprehensive reference source. To com-
	plement the information in this data sheet,
	refer to Section 4. "Program Memory"
	(DS70203) of the "dsPIC33F/PIC24H
	Family Reference Manual", which is avail-
	able from the Microchip website
	(www.microchip.com).

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 architecture features separate program and data memory spaces and buses. This architecture also allows the direct access of program memory from the data space during code execution.

4.1 Program Address Space

The program address memory space of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in Section 4.6 "Interfacing Program and Data Memory Spaces".

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

The memory map for the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices is shown in Figure 4-1.

FIGURE 4-1: PROGRAM MEMORY MAP FOR dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04 DEVICES

	dsPIC33FJ32MC302/304	dsPIC33FJ64MCX02/X04	dsPIC33FJ128MCX02/X04	
T	GOTO Instruction	GOTO Instruction	GOTO Instruction	x000000
I T	Reset Address	Reset Address		x000002 x000004
	Interrupt Vector Table	Interrupt Vector Table	Interrunt Vector Table	x00000FE
	Reserved	Reserved	Reserved 0	x000100
	Alternate Vector Table	Alternate Vector Table		x000104 x0001FE
ace	User Program Flash Memory (11264 instructions)	User Program	C	x000200 x0057FE
User Memory Space		(22016 instructions)		x005800
User N	Unimplemented			x00ABFE x00AC00
	(Read '0's)	Unimplemented	0	x0157FE
		(Read '0's)		x015800
		(Unimplemented	
			(Read '0's)	
			(Read 0 S)	
<u> </u>	-	· 		x7FFFFE x800000
	Reserved	Reserved	Reserved	
pace			o	xF7FFE
У S	Device Configuration Registers	Device Configuration Registers		xF80000
Configuration Memory Space	Reserved	Reserved	0	xF80017 xF80018
gure				
Confiç	DEVID (2)	DEVID (2)	DEVID (2)	xFEFFFE xFF0000 xFF0002
_▼	Reserved	Reserved	Reserved	xFFFFE
Note	: Memory areas are not sho	wn to scale.		

查询dsPICROGRAMMEMADE的 ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.

4.1.2 INTERRUPT AND TRAP VECTORS

All	dsPIC33F.	I32MC302	/304,
dsPIC33FJ64MCX02/X04			and
dsPIC33FJ128MCX02/X04	devices	reserve	the

addresses between 0x00000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at 0x000000, with the actual address for the start of code at 0x000002.

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices also have two interrupt vector tables, located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the interrupt vector tables is provided in **Section 7.1 "Interrupt Vector Table"**.

FIGURE 4-2: PROGRAM MEMORY ORGANIZATION

msw Address	most significant wo	ora	east significant wo	rd PC Address (Isw Address
Address	23	16	8	0
0x000001	0000000			0x000000
0x000003	0000000			0x000002
0x000005	0000000			0x000004
0x000007	0000000			0x000006
			~	
	Program Memory 'Phantom' Byte (read as '0')	Instruc	tion Width	

查询412PIC Data Addres 共 Space

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 CPU has a separate 16-bit-wide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. The data memory maps is shown in Figure 4-4.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This arrangement gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility area (see Section 4.6.3 "Reading Data from Program Memory Using Program Space Visibility").

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices implement up to 16 Kbytes of data memory. Should an EA point to a location outside of this area, an all-zero word or byte is returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] MCU devices and improve data space memory usage efficiency, the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 instruction set supports both word and byte operations. As a consequence of byte accessibility, all effective address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] results in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

A data byte read, reads the complete word that contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register that matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed. If the error occurred on a write, the instruction is executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user application to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A sign-extend instruction (SE) is provided to allow user applications to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, user applications can clear the MSB of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

4.2.3 SFR SPACE


The first 2 Kbytes of the Near Data Space, from 0x0000 to 0x07FF, is primarily occupied by Special Function Registers (SFRs). These are used by the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control, and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'.

Note: The actual set of peripheral features and interrupts varies by the device. Refer to the corresponding device tables and pinout diagrams for device-specific information.


4.2.4 NEAR DATA SPACE

The 8 Kbyte area between 0x0000 and 0x1FFF is referred to as the near data space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a working register as an address pointer.




習(如RF 1633FJ32) WATA MEMORY MAP FOR dsPIC33FJ32MC302/304 DEVICES WITH 4 KB RAM

查询**FIGURE**分子:32MC3(**DATA ME**MORY MAP FOR dsPIC33FJ128MC202/204 AND dsPiC33FJ64MC202/204 DEVICES WITH 8 KB RAM



© 2009 Microchip Technology Inc.



查试账 #5:3FJ32 WATA 供EMORY MAP FOR dsPIC33FJ128MC802/804 AND dsPIC33FJ64MC802/804 DEVICES WITH 16 KB RAM

查询知名PIC33的AMACYOATTASPACES

The core has two data spaces, X and Y. These data spaces can be considered either separate (for some DSP instructions), or as one unified linear address range (for MCU instructions). The data spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X data space is used by all instructions and supports all addressing modes. X data space has separate read and write data buses. The X read data bus is the read data path for all instructions that view data space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y data space is used in concert with the X data space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to provide two concurrent data read paths.

Both the X and Y data spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X data space.

All data memory writes, including in DSP instructions, view data space as combined X and Y address space. The boundary between the X and Y data spaces is device-dependent and is not user-programmable.

All effective addresses are 16 bits wide and point to bytes within the data space. Therefore, the data space address range is 64 Kbytes, or 32K words, though the implemented memory locations vary by device.

4.2.6 DMA RAM

Every dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 device contains up to 2 Kbytes of dual ported DMA RAM located at the end of Y data space, and is a part of Y data space. Memory locations in the DMA RAM space are accessible simultaneously by the CPU and the DMA controller module. DMA RAM is utilized by the DMA controller to store data to be transferred to various peripherals using DMA, as well as data transferred from various peripherals using DMA. The DMA RAM can be accessed by the DMA controller without having to steal cycles from the CPU.

When the CPU and the DMA controller attempt to concurrently write to the same DMA RAM location, the hardware ensures that the CPU is given precedence in accessing the DMA RAM location. Therefore, the DMA RAM provides a reliable means of transferring DMA data without ever having to stall the CPU.

Note: DMA RAM can be used for general purpose data storage if the DMA function is not required in an application.

Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 1 Bit 2 Bit 1 Bit 0 All Resets Working Register 1 Working Register 2 Working Register 3 000001 000001 000001 Working Register 3 Working Register 3 Working Register 3 0000001 0000001 0000001
Working Register 5 0000
Working Register 6 000
Working Register 7 0000
Working Register 8 000
Working Register 9
Working Register 10 0000
Working Register 11 0000
Working Register 12 0000
Working Register 13 0000
Working Register 14 0000
Working Register 15 0800
Stack Pointer Limit Register
ACCAH XXXX
ACCAU
ACCBL
ACCBH xxxx
ACCBU
Program Counter Low Word Register
Program Counter High Byte Register
Table Page Address Pointer Register
Program Memory Visibility Page Address Pointer Register
Repeat Loop Counter Register
DCOUNT<15:0> xxxxx
DOSTARTL<15:1> 0 xxxx
DOSTARTH<5:0> 00xx
DOENDL<15:1> 0 xxxxx
- - DOENDH 00xx
DC IPL2 IPL1 IPL0 RA N OV Z C 0000
DL<2:0> SATB SATDW ACCSAT IPL3 PSV RND IF 0020
YWM<3:0> XWM<3:0> XWM<3:0>

查询d	sPI₽C	83	FJ	3 <u>2</u>	MC	:3()4(共应商
	All As Resets	33 ****	XXXX	32 ****	MC XXXX	30 XXXX)41 XXXXX	
	Bit 0	0	1	0	г			
	Bit 1							
	Bit 2							
	Bit 3							
	Bit 4							
	Bit 5						Register	
	Bit 6						Disable Interrupts Counter Register	
	Bit 7					XB<14:0>	ole Interrupt	lal.
	Bit 8	XS<15:1>	XE<15:1>	YS<15:1>	YE<15:1>		Disab	hexadecim
	Bit 9	Â	^					e shown in
UED)	Bit 10							et values ar
ONTIN	Bit 11							as 'o'. Rese
MAP (C	Bit 12							nted, read
STERS	Bit 13							unimpleme
E REGI	Bit 14						Ι	Reset, — =
PU COR	Bit 15					BREN	I	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal
1: 0	SFR Addr	0048	004A	004C	004E	0050	0052	x = unknc
TABLE 4-1: CPU CORE REGISTERS MAP (CONTINUED)	SFR Name	XMODSRT	XMODEND	YMODSRT	YMODEND	XBREV	DISICNT	Legend:

(CONTINUI
MAP
REGISTERS
CORE I
СРU
4-1:

杳ì	81d g	IC	33]	FL	24	C304供	NV 🛤	0	0	0	0
02	B <mark> ds</mark> Reset	000	33]	6 000	2M 8		Al	0000	0000	0000	0000
ER MAP FOR dsPIC33FJ128MC202/802, dsPIC33FJ64MC202/802 AND dsPIC33FJ32MC302	Bit 0	CNOIE	CN16IE	CN0PUE	CN16PUE	O. Reset values are shown in hexadecimal. ER MAP FOR dsPIC33FJ128MC204/804, dsPIC33FJ64MC204/804 AND dsPIC33FJ32MC304	Bit 0	CNOIE	CN16IE	CN0PUE	CN16PUE
sPIC33F	Bit 1	CN1IE	I	CN1PUE	I	sPIC33F	Bit 1	CN1IE	CN17IE	CN1PUE	CN17PUE
AND ds	Bit 2	CN2IE		CN2PUE		AND ds	Bit 2	CN2IE	CN18IE	CN2PUE	CN18PUE
202/802	Bit 3	CN3IE	I	CN3PUE	I	204/804	Bit 3	CN3IE	CN19IE	CN3PUE	CN19PUE
=J64MC	Bit 4	CN4IE	I	CN4PUE	Ι	=J64MC	Bit 4	CN4IE	CN20IE	CN4PUE	CN20PUE
IsPIC33	Bit 5	CN5IE	CN21IE	CN5PUE	CN21PUE	IsPIC33	Bit 5	CN5IE	CN21IE	CN5PUE	CN25PUE CN24PUE CN23PUE CN22PUE CN21PUE CN20PUE CN19PUE CN18PUE CN17PUE
2/802, d	Bit 6	CN6IE	CN22IE	CN6PUE	CN24PUE CN23PUE CN22PUE CN21PUE		Bit 6	CN6IE	CN22IE	CN6PUE	CN22PUE
28MC20	Bit 7	CN7IE	CN23IE	CN7PUE	CN23PUE	imal. 28MC20	Bit 7	CN7IE	CN23IE	CN7PUE	CN23PUE
C33FJ1	Bit 8	I	CN24IE	I	CN24PUE	in hexadec	Bit 8	CN8IE	CN24IE	CN8PUE	CN24PUE
OR dsPI	Bit 9	I	I	I	I	s are showr OR dsPI	Bit 9	CN9IE	CN25IE	CN9PUE	CN25PUE
RAP F	Bit 10	I	I	I	I	O'. Reset values are shown in hexadecimal ER MAP FOR dsPIC33FJ128	Bit 10	CN10IE	CN26IE	E CN10PUE	E CN26PUE
	Bit 11	CN11IE	CN27IE	CN11PUE	CN27PUE		Bit 11	CN11IE	CN27IE	CN11PU	CN27PUE
CHANGE NOTIFICATION REGIST	Bit 12	CN12IE		CN13PUE CN12PUE CN11PU		nown value on Reset, — = unimplemented, read as CHANGE NOTIFICATION REGIST	Bit 12	CN12IE	CN28IE	CN14PUE CN13PUE CN12PUE	CN30PUE CN29PUE CN28PUE CN27PU
DTIFICA	Bit 13	CN13IE	CN29IE	CN13PUE	CN30PUE CN29PUE	et, — = unir OTIFICA	Bit 13	CN13IE	CN29IE	CN13PUE	CN29PUE
NGE N	Bit 14	CN14IE	CN30IE	CN14PUE	CN30PUE	alue on Res	Bit 14	CN14IE	CN30IE	CN14PUE	CN30PUE
	Bit 15	CN15IE	I	CN15PUE	I	unkr	Bit 15	CN15IE		CN15PUE	
: 4-2:	SFR Addr	0900	0062	0068	006A	× = 4-3:	SFR Addr	0900	0062	0068	006A
TABLE 4-2:	SFR Name	CNEN1	CNEN2	CNPU1	CNPU2	Legend: ×= TABLE 4-3:	SFR Name	CNEN1	CNEN2	CNPU1	CNPU2

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

TABLE 4-4:	4-4:	INTER	INTERRUPT CONTROLLER REG	ONTRO	LLER RI		STER MAP											查询ds
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
INTCON1	0080	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIVOERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	1	3F °
INTCON2	0082	ALTIVT	DISI		Ι	I	I	1	I	Ι	Ι	Ι	Ι	-	INT2EP	INT1EP	INTOEP	000
IFS0	0084	Ι	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI11F	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T11F	OC1IF	IC1IF	INTOIF	2
IFS1	0086	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	IC8IF	IC7IF	I	INT1IF	CNIF	CMIF	MI2C1IF SI2C1IF	SI2C1IF	G 000
IFS2	0088	Ι	DMA4IF	PMPIF	Ι					I		I	DMA3IF	C1IF ⁽¹⁾	C1RXIF ⁽¹⁾	SPI2IF	SPI2EIF	04000
IFS3	008A	FLTA1IF	RTCIF	DMA5IF	I		QE111F	PWM1IF	I	I	Ι	I	I	I	I	I	I	供 000
IFS4	008C		DAC1LIF ⁽²⁾ DAC1RIF ⁽²⁾	I	I	QEI2IF	FLTA2IF	PWM2IF	I	I	C1TXIF ⁽¹⁾	DMA7IF	DMA6IF	CRCIF	U2EIF	U1EIF	I	00 P
IEC0	0094	I	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI11E	SP11EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T11E	OC1IE	IC1IE	INTOIE	000
IEC1	9600	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	IC8IE	IC7IE	I	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
IEC2	8600		DMA4IE	PMPIE	Ι	I	I	1	I	Ι	Ι	I	DMA3IE	C1IE ⁽¹⁾	C1RXIE ⁽¹⁾	SPI2IE	SPI2EIE	0000
IEC3	A000	FLTA1IE	RTCIE	DMA5IE	I	I	QEI1IE	PWM1IE	I	I	1	I	I	I	I	I	I	0000
IEC4	0090	DAC1LIE ⁽²⁾	DAC1LIE ⁽²⁾ DAC1RIE ⁽²⁾		Ι	QEI2IE	FLTA2IE	PWM2IE	I	I	C1TXIE ⁽¹⁾	DMA7IE	DMA6IE	CRCIE	UZEIE	U1EIE	I	0000
IPC0	00A4			T1IP<2:0>				OC1IP<2:0>		I		IC11P<2:0>		I	N	INT0IP<2:0>		4444
IPC1	00A6	1		T2IP<2:0>		I		OC2IP<2:0>		Ι		IC2IP<2:0>		I	D	DMA0IP<2:0>		4444
IPC2	00A8		Ō	U1RXIP<2:0>	•	I	S	SP111P<2:0>		I		SPI1EIP<2:0>		I		T3IP<2:0>		4444
IPC3	00AA		1	I	Ι	I	D	DMA1IP<2:0>	^	I		AD11P<2:0>		I	5	U1TXIP<2:0>		0444
IPC4	00AC	Ι)	CNIP<2:0>		Ι)	CMIP<2:0>		Ι	ŭ	MI2C1IP<2:0>	~		SIS	SI2C1IP<2:0>		4444
IPC5	00AE		-	IC8IP<2:0>		Ι	_	IC7IP<2:0>		Ι	Ι	Ι	Ι	Ι	IN	INT1IP<2:0>		4404
IPC6	00B0			T4IP<2:0>		Ι	0	0C4IP<2:0>		Ι		OC3IP<2:0>		Ι	DN	DMA2IP<2:0>		4444
IPC7	00B2		U.	U2TXIP<2:0>		Ι	U.	U2RXIP<2:0>	^	Ι		INT2IP<2:0>		Ι	L	T5IP<2:0>		4444
IPC8	00B4		C	C1IP<2:0> ⁽¹⁾		Ι	C1	C1RXIP<2:0> ⁽¹⁾	(1)	Ι		SP12IP<2:0>		Ι	SP	SPI2EIP<2:0>		4444
IPC9	00B6	I	I	I	I	I	I			I	Ι	I	I	I	D	DMA3IP<2:0>	_	0004
IPC11	00BA		I		Ι		D	DMA4IP<2:0>	^	Ι		PMPIP<2:0>		Ι	-	Ι		0440
IPC14	00C0	I			Ι	Ι	U	QE111P<2:0>		I	F	PWM1IP<2:0>	~	I	-	Ι	I	0440
IPC15	00C2		FL	FLTA1IP<2:0>	^	Ι	ц	RTCIP<2:0>		Ι]	DMA5IP<2:0>	•	Ι	-	Ι	Ι	4440
IPC16	00C4	Ι	S	CRCIP<2:0>		Ι		U2EIP<2:0>		Ι		U1EIP<2:0>		Ι	Ι	Ι	I	4440
IPC17	0006	Ι			Ι	Ι	C1	C1TXIP<2:0> ⁽¹⁾	(1)	Ι	1	DMA7IP<2:0>	~		DN	DMA6IP<2:0>		0444
IPC18	00C8		σ	QEI2IP<2:0>		I	FL	FLTA2IP<2:0>	^	Ι	4	PWM2IP<2:0>	~	-	Ι		I	4440
IPC19	00CA	Ι	DA(DAC1LIP<2:0> ⁽²⁾	.(2)	Ι	DA(DAC1RIP<2:0> ⁽²⁾	_{>} (2)	Ι	Ι	I	-		-	Ι	Ι	4400
INTTREG	00E0		Ι	Ι	Ι		ILR<3:0>	<0:		Ι			VEG	VECNUM<6:0>				4444
P		unknown valu	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	- = unimple	smented, rea	ad as 'o'. Res	et values ;	are shown i	n hexadec	simal.								
Note 1: 2:		rupts disable. rupts disable.	Interrupts disabled on devices without ECAN ^{1m} modules. Interrupts disabled on devices without DAC.	without EU	AN™ moauit	es.												

 $\ensuremath{\textcircled{}^{\odot}}$ 2009 Microchip Technology Inc.

DS70291D-page 49

6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 TE TCKPS<1:0> - TSYNC TCS IE TCKPS<1:0> - TSYNC TCS IE TCKPS<1:0> - TCS TCS IE TCKPS<1:0> T32 - TCS IE TCKPS<1:0> T33 ISI 1 TCS IE Bit 3 Bit 3 Bit	Bit 9 Bit 8 Bit 7 Bit 6 1 Timer1 Register Timer1 Register ToGATE 1 1 ToGATE 1 1 ToGATE 1 1 ToGATE 1 1 1 ToGATE 1 1 1 ToGATE 1 1 1 ToGATE 1 1 1 ToGATE 1 1 1 ToGATE 1 1 1 1 ToGATE 1 1 1 1 ToGATE 1 1 1 - - 1 ToGATE 1 1 - - 1 1	Bit 8 Bit 7 Timer1 Register Timer1 Register Period Register Timer2 Register g Register (for 32-bit tim Timer3 Register Period Register Period Register Period Register Timer4 Register Timer5 Register Period Register Period Register Period Register Period Register Period Register	Bit 9		Bit I		Bit 43 I <th></th> <th></th> <th>Bit 13 TSIDL TSIDL TSIDL</th> <th>Bit 13 Eit 13 - TSIDL - TSIDL - TSIDL</th>			Bit 13 TSIDL TSIDL TSIDL	Bit 13 Eit 13 - TSIDL - TSIDL - TSIDL
TCKPS<1:0> - TSYNC TCKPS<1:0> T32 - TCKPS<1:0> - -	gister 1 jister 1 2-bit timer operations onl gister 2 jister 2 jister 2 jister 3 - TGATE 2 jister 3 - TGATE 2 gister 4 gister 4 jister 5 - TGATE 1 alt timer operations onl gister 4 - TGATE 1 alt timer operations onl	Timer1 Re Period Reg ggister (for 33 Timer2 Reg Period Reg Period Reg ggister (for 33 Timer4 Re Period Reg		merS Holding Remers	Timer3 Holding Re	Timer3 Holding Re				- TSIDL	0100
TCKPS<1:0> - TSYNC TCKPS<1:0> - TSYNC TCKPS<1:0> - - ICKPS<1:0> - -	jister 1	Period Reg — Timer2 Reg gister (for 33 Timer3 Reg Period Reg — Period Reg gister (for 33 Timer5 Reg Period Reg		mer5 Holding Re	Timer5 Holding Re	Image: Constraint of the second se				- TSIDL	0102 110N - TSIDL - 1 <th1< th=""> 1 1 <th1< td=""></th1<></th1<>
TCKPS<1:0> - TSYNC TCKPS<1:0> T32 - ICKPS<1:0> I32 - ICKPS<1:0> I32 - ICKPS I32 -	- TGATE gister 2-bit timer operations onl gister 2 jister 2 gister 3 - jister 4 - gister 4 - gister 5 - Jister 5 - Jister 5 -	Timer2 Re gister (for 3: gister (for 3: Timer3 Re Period Reg Period Reg gister (for 3: Period Reg Period Reg		mer3 Holding Rei	Timer5 Holding Rei	Image: Constraint of the second se				- TSDL	0104 TON TSIDL <
TCKPS<1:0> T32 TCKPS<1:0> T32 TCKPS<1:0> - TCKPS<1:0> T32 TCKPS<1:0> TCKPS TCK	gister 2-bit timer operations onl gister 2 jister 2 — TGATE jister 3 — TGATE _ — TGATE _ = TGATE _ gister 4 _ TGATE _ gister 4 _ TGATE _ = _ TGATE _	Timer2 Re lister (for 33 Timer3 Re Period Reg Period Reg Timer4 Re Timer4 Re Timer5 Re Period Reg	d Rec	mer3 Holding Rec	Timer3 Holding Rec	Timer3 Holding Rec	Timer3 Holding Rec			- TSIDL	0106
TCKPS<1:0> T32 - TCKPS<1:0> L32 - TCKPS<1:0> T32 - TCKPS<1:0> L32 - TCKPS<1:0> L32 - TCKPS L33 Bit 2 TCOV ICOV ICBNE	2-bit timer operations onl gister 2 jister 2 — TGATE — TGATE — TGATE 2-bit timer operations onl gister 2-bit timer operations onl gister 4 — TGATE jister 4 — TGATE — TGATE — TGATE	ister (for 3: Timer3 Ree Period Reg Period Reg — — Timer4 Re timer5 Re Period Reg Period Reg	g Reg	mer5 Holding Reg	Timer3 Holding Reg	Timer5 Holding Reg	Timers Holding Reg			- TSIDL	0108
TCKPS<1:0> T32 TCKPS<1:0> T32 TCKPS<1:0> T32 TCKPS<1:0> T32 TCKPS<1:0> T32 TCKPS<1:0> T32 TCKPS<1:0> T32 TCKPS<1:0> T32	gister 2 jister 2 — TGATE — TGATE 2-bit timer operations onl gister 4 jister 4 — TGATE — TGATE — TGATE al.	Timer3 Re Period Reg Period Reg —		mer5 Holding Reg	T 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Timer5 Holding Reg	Timer5 Holding Reg			- TSIDL	010A 010C 010C
TCKPS<1:0> T32 TCKPS<1:0> T22 TCKPS<1:0> T	jister 2 jister 3 - TGATE - TGATE gister - TGATE - TGATE - TGATE - TGATE - TGATE - TGATE	Period Reg Period Reg —		meri5 Holding Regi	T T T T T T T T T T T T T T T T T T T	TimerS Holding Regi	Image: state			- TSIDL	010C
TCKPS<1:0> T32 TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> T32 TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:0> TCKPS<1:	jister 3 TGATE TGATE gister 2-bit timer operations ont gister 4 TGATE TGATE TGATE IGATE	Period Reg —	H Regi	mer5 Holding Regi	Timers Holding Reg	Timers Holding Regi	- - <td></td> <td></td> <td> TSIDL</td> <td>010E TON TSIDL TSIDL 1 </td>			TSIDL	010E TON TSIDL TSIDL 1
TCKPS<1:0> T32 - TCKPS<1:0> - - TCKPS<1:0> T32 - TCKPS<1:0> T32 - TCKPS<1:0> - - TCKPS<1:0	- TGATE - TGATE - TGATE sister - 2:bit timer operations onl gister - jster 5 - TGATE - 1GATE - 1GATE - 1GATE		F F	mer5 Holding Regi	Timers Holding Regi	Image: state	Timers Holding Regi			- TSIDL	0110 TON TSIDL 1 <t< td=""></t<>
TCKPS<1:0>	— TGATE ggister	- Timer4 Re Timer4 Re ister (for 3; Timer5 Re Period Rec	P Regi	mer5 Holding Reg	Timer5 Holding Regi	Timer5 Holding Regi	Timer5 Holding Regi			— TSIDL — — — —	0112 TON — TSIDL — — — — — — — — 0114 —
TCKPS<1:0> T32 TCKPS<1:0> T32 TCKPS<1:0>	gister 2-bit timer operations onl gister 4 jister 5 - TGATE - al.	Timer4 Re ster (for 33 Timer5 Re Period Reg	, Regi	mer5 Holding Regi	Timer5 Holding Regi	Timer5 Holding Regi	Timers Holding Regi			Timers Holding Regi	0114 0116
TCKPS<1:0> T32	2-bit timer operations onl gister 4 jister 5 - TGATE - TGATE al.	ister (for 3; Timer5 Re Period Reg Period Reg	l Regi	mer5 Holding Reg	Timer5 Holding Regi	Timers Holding Regi	Timers Holding Reg			Timer5 Holding Reg	0116
TCKPS<1:0> T32 TCKPS<1:0> T32 TCKPS<1:0> - TCKPS<1:0> - Bit 5 Bit 3 Bit 5 It 4 Bit 3 Bit 2	ster 5	Timer5 Re Period Rec Period Rec									
TCKPS<1:0> T32 TCKPS<1:0> T32 TCKPS<1:0> - Bit 5 Bit 4 Bit 3 Bit 2 C1:0> ICOV ICBNE	ler 5	^D eriod Rec									0118
TCKPS<1:0> T32 TCKPS<1:0> T32 TCKPS<1:0> T32 Bit 5 Bit 4 Bit 5 Bit 3 Bit 2	ler 5	eriod Rec									011A F
TCKPS<1:0> T32 - TCKPS<1:0> - - - Bit 5 Bit 4 Bit 3 Bit 2 C1:0> ICOV ICBNE -			-						- TSIDL		011C F
TCKPS<1:0> — — Bit 5 Bit 4 Bit 3 Bit 2 (1:0> ICOV ICBNE					-					10N - 12IDT	
Bit 5 Bit 4 Bit 3 Bit 2 SI<1:0> ICOV ICBNE	al.	-	•	-	-						
Bit 5 Bit 4 Bit 3 Bit 2		exadecim	n in he	es are shown in he	. Reset values are shown in he	, read as 'o'. Reset values are shown in hexadecimal.		= unimplemented, read as	= unimplemented, read as	= unimplemented, read as	
Bit 5 Bit 4 Bit 3 Bit 2 Bit 2 Cov ICBNE						R MAP	GISTER MAP	URE REGISTER MAP	T CAPTURE REGISTER MAP	INPUT CAPTURE REGISTER MAP	TABLE 4-6: INPUT CAPTURE REGISTER MAP
Cicito Icov IcBNE	Bit 7 Bit 6	Rit 8		Rit 9		Rit 9	Bit 10 Bit 9	Bit 11 Bit 10 Bit 9	Bit 12 Bit 11 Bit 10 Bit 9	Bit 13 Bit 12 Bit 11 Bit 0	Bir 14 Bir 13 Bir 12 Bir 11 Bir 10 Bir 9
ICOV ICBNE		_	i	_							
ICOV ICBNE	e Register	Input 1 Capture Register	lnp	lnp	lnp	dul	dul	dul	dul	du	0140 Inp
	ICTMR ICI<1:0	-	1		-				- ICSIDF	ICSIDI	0142 ICSIDL
	e Register	Input 2 Capture Register	Inpi	Idul	ldnl	Idul	lqnl	Idul	Idul	duj	0144 [np
ICI<1:0> ICOV ICBNE ICM<2:0>	ICTMR ICI<1:0	9	1						- ICSIDT		0146 ICSIDL
	Input 7 Capture Register	ut 7 Captun	Inpu	ndul	Idul	Inpu	ndul			ling	0158 Inpu
ICI<1:0> ICOV ICBNE ICM<2:0>	ICTMR ICI<1:0	- 10	I	-	-			ICSIDT	- ICSIDT	ICSIDI	015A ICSIDL
	e Register	Input 8Capture Register	dul	dul	lnp	dul	dul	dul	duj	duj	015C 015C
ICI<1:0> ICOV ICBNE ICM<2:0>		- 10	I					ICSIDT	- ICSIDF		015F ICSIDI

Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Au Resets
XXXX
OCFLT OCTSEL OCM<2:0> 0000
XXXX
XXXX
OCFLT OCTSEL OCM<2:0> 0000
XXXX
XXXX
OCFLT OCTSEL OCM<2:0> 0000
XXXX
XXXX
OCFLT OCTSEL OCM<2:0> 0000
Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset
PTCKPS<1:0> PTMOD<1:0> 0000
0000
0000
0000
PEN1H - PEN3L PEN2L PEN1L 00FF
IUE OSYNC UDIS 0000
DTA<5:0> 0000
DTS3I DTS2A DTS2I DTS1A DTS1I 0000
POUT3L POUT2H POUT2L POUT1H POUT1L FF00
0000
0000
0000

TABLE 4-9:		2-OUTPUT PWM2 REGISTER MA	IT PWN	12 REG	STER N	٩AP												
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
P2TCON	05C0	PTEN	I	PTSIDL			I	I	I		PTOPS<3:0>	<3:0>		PTCKPS<1:0>	S<1:0>	PTMO	PTMOD<1:0>	0000
P2TMR	05C2	PTDIR							PWM Timer Count Value Register	Count Valı	ue Register							0000
P2TPER	05C4	Ι							PWM Time Base Period Register	Base Peric	id Register							0000
P2SECMP	05C6	SEVTDIR						ΡM	PWM Special Event Compare Register	Event Com	pare Regist	ter						0000
PWM2C0N1	05C8	Ι	Ι	Ι			-	-	PMOD1		-	-	PEN1H	I	I	Ι	PEN1L	00FF
PWM2CON2	05CA	Ι	Ι	Ι			SEVOF	SEVOPS<3:0>			-	-	-	I	IUE	OSYNC	SIGN	0000
P2DTCON1	05CC	DTBPS<1:0>	3<1:0>			DTB	DTB<5:0>			DTAP:	DTAPS<1:0>			DTA	DTA<5:0>			0000
P2DTCON2	05CE	Ι	Ι	Ι			-	-	Ι		-	-	-	I	I	DTS1A	DTS11	0000
P2FLTACON	05D0	Ι	Ι	Ι	Ι	Ι	Ι	FAOV1H	FAOV1L	FLTAM	-	Ι		Ι	I	Ι	FAEN1	0000
P20VDCON	05D4	Ι	Ι	Ι			-	POVD1H	POVD1H POVD1L		-	-	-	I	I	POUT1H	POUT1H POUT1L	FF00
P2DC1	05D6							PWA	PWM Duty Cycle #1 Register	e #1 Regis	ter							0000
Legend: $u = uninitialized bit, = unimplemented, read as '0'$	= uninitiali;	zed bit, — =	• unimplem	ented, read	as '0'													

QEI1 REGISTER MAP TABLE 4-10:

SFR Name	Addr.	Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
QEI1CON 01E0 CNTERR	01E0	CNTERR	I	QEISIDL INDX UPDN	XDN	UPDN	ā	QEIM<2:0>		SWPAB	PCDOUT	SWPAB PCDOUT TQGATE	TQCKP	S<1:0>	POSRES	TQCS	TQCKPS<1:0> POSRES TQCS UPDN_SRC	0000
DFLT1CON 01E2	01E2	Ι		-			IMV<	1:0>	CEID	IMV<1:0> CEID QEOUT		QECK<2:0>			Ι			0000
POS1CNT 01E4	01E4								Po	Position Counter<15:0>	ter<15:0>							0000
MAX1CNT 01E6	01E6								Ma	Maximum Count<15:0>	unt<15:0>							보크코크
Leaend: $u = uninitialized bit - = unimplemented read as '0'$	= uninitial	lized bit. — =	= unimplem	tented. read	as '0'													

QEI2 REGISTER MAP TABLE 4-11:

SFR Name	Addr.	Addr. Bit 15 Bit 14	Bit 14	Bit 13 Bit 12 Bit 11	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 10 Bit 9 Bit 8 Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
QEI2CON 01F0 CNTERR	01F0	CNTERR		QEISIDL INDX UPDN	XDN	UPDN		QEIM<2:0>		SWPAB	PCDOUT	TQGATE	TQCKP	3<1:0>	POSRES	TQCS	SWPAB PCDOUT TQGATE TQCKPS<1:0> POSRES TQCS UPDN_SRC	0000
DFLT2CON 01F2	01F2	Ι	Ι	Ι	I		IMV<	1:0>	CEID	IMV<1:0> CEID QEOUT		QECK<2:0>		Ι	I		Ι	0000
POS2CNT 01F4	01F4								Po	sition Cour	Position Counter<15:0>							0000
MAX2CNT 01F6	01F6								Ma	Maximum Count<15:0>	unt<15:0>							FFF
Legend: $u = uninitialized bit, = unimplemented, read as '0'$	= uninitial	ized bit, — =	= unimplem	nented, read	as '0'													

IABLE 4-12:																		G
-	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
H	0200		I		I	Ι	I		Ι				Receive Register	Register				0000
├	0202	I	I		I	I		Ι	Ι				Transmit Register	Register				00FF
├	0204	I	I		I	I	I	Ι				Baud Rat	Baud Rate Generator Register	Register				0000
\vdash	0206	12CEN		12CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
-	0208 A	ACKSTAT	TRSTAT	Ι	Ι		BCL	GCSTAT	ADD10	INCOL	12COV	D_A	Ч	s	R_W	RBF	TBF	0000
	020A	I	I		Ι	I						Address Register	Register					0000
	020C	I			I	I						Address Mask Register	sk Register					0000
Legend: ×= u TABLE 4-13:	c = unkno ⁻ 3: U	wn value or	Reset, —	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal 13: UART1 REGISTER MAP	rented, rea	d as 'o'. Re	set values ;	are shown ii	n hexadec	imal.								<u> </u>
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0220	UARTEN	I	USIDL	IREN	RTSMD	1	UEN1	UENO	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL<1:0>	<1:0>	STSEL	0000
-	0222 L	UTXISEL1	UTXINV	UTXISEL0	1	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL<1:0>	:L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
-	0224	I	I	Ι		I	I	I	UTX8			Ъ	UART Transmit Register	iit Register				XXXX
	0226	I		Ι		Ι		I	URX8			'n	UART Received Register	ed Register				0000
	0228							Baud	Rate Gen	Baud Rate Generator Prescaler	aler							0000
Legend: x = U TABLE 4-14:	<pre>c = unkno^c</pre>	wn value or	Reset, —	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal 14: UART2 REGISTER MAP	rented, rea	d as 'o'. Re	set values ;	are shown i	n hexadec	imal.								
SFR Name	~ 눈	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0230	UARTEN		NSIDL	IREN	RTSMD		UEN1	UENO	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL<1:0>	<1:0>	STSEL	0000
-	0232 (UTXISEL1	UTXINV	UTXISEL0		UTXBRK	UTXEN	UTXBF	TRMT	URXISEL<1:0>	:L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
	0234						1	1	UTX8			'n	UART Transmit Register	nit Register				XXXX
	0236	Ι		Ι	Ι			Ι	URX8				UART Receive Register	e Register				0000
	0238							Band	Rate Gen	Baud Bate Generator Prescaler	alar							0000

© 2009 Microchip Technology Inc.

МΑР	
REGISTER MAP	
SPI1 REG	
BLE 4-15:	

ABLE 4-1	15:	SPI1 RE	TABLE 4-15: SPI1 REGISTER MAP	MAP														
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SP11STAT	0240	SPIEN	I	SPISIDL	1			1		1	SPIROV	1		1	1	SPITBF	SPIRBF	0000
SPI1CON1	0242	I	I	I	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>		PPRE<1:0>	<1:0>	0000
SPI1CON2	0244	FRMEN	SPIFSD	FRMPOL	I	I	I	I	I	I	I	I	I	I	I	FRMDLY	I	0000
SP11BUF	0248							SPI1 Transi	SPI1 Transmit and Receive Buffer Register	eive Buffer F	Register							0000
Legend: >	x = unkno	own value o SPI2 RE	Legend: x = unknown value on Reset, — = unimplemented, read as TABLE 4-16: SPI2 REGISTER MAP	unimpleme MAP	nted, read a	as '0'. Rese	'o'. Reset values are shown in hexadecimal	shown in	hexadecim	al.								MC304(
	CED																	IV

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13 Bit 12	Bit 12	Bit 11	Bit 11 Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI2STAT 0260 SPIEN	0260	SPIEN	I	SPISIDL						I	SPIROV	I			I	SPITBF SPIRBF	-	0000
SPI2CON1	0262	I	Ι	I	DISSCK	DISSDO	DISSDO MODE16	SMP	CKE	SSEN	CKP MSTEN	MSTEN	,	SPRE<2:0>		PPRE<1:0>	<1:0>	0000
SP12CON2	0264	FRMEN	0264 FRMEN SPIFSD FRMPOL	FRMPOL	I	I	I	I	I	I	I	I	I	I	I	FRMDLY	I	0000
SPI2BUF	0268							SPI2 Trans	SPI2 Transmit and Receive Buffer Register	eive Buffer I	Register							0000
Legend:	x = unkno	own value o	$_{ m X}$ = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	unimpleme	nted, read a	as '0'. Rese	st values are	e shown in	hexadecim	al.								

hexadecimal.
ni nwoh
values are st
teset vali
ř.
as
read
— = unimplemented, read
Reset,
UO O
value
x = unknown v
egend:

ADC1 REGISTER MAP FOR dsPIC33FJ64MC202/802, dsPIC33FJ128MC202/802 AND dsPIC33FJ32MC302 **TABLE 4-17:**

									•									
File Name		Addr Bit 15 Bit 14 Bit 13	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Da	ADC Data Buffer 0								XXXX
AD1CON1	0320	ADON	I	ADSIDL	ADSIDL ADDMABM	I	AD12B	FORN	FORM<1:0>		SSRC<2:0>			MASMIS	ASAM	SAMP	DONE	0000
AD1CON2	0322	~	VCFG<2:0>	^	I	Ι	CSCNA	CHPS	CHPS<1:0>	BUFS	Ι		SMPI<3:0>	<3:0>		BUFM	ALTS	0000
AD1CON3	0324	ADRC	Ι	Ι		S	SAMC<4:0>						ADCS<7:0>	<7:0>				0000
AD1CHS123	0326	Ι	Ι	Ι	I	I	CH123N	CH123NB<1:0> CH123SB	CH123SB	I	Ι	I	I	-	CH123N	CH123NA<1:0> CH123SA	CH123SA	0000
AD1CHS0	0328	CHONB	Ι	Ι		Ü	CH0SB<4:0>			CHONA	Ι	I		Ū	CH0SA<4:0>	^		0000
AD1PCFGL	032C	Ι	Ι	Ι	I	I		I	Ι	I	Ι	PCFG5	PCFG4	PCFG3 PCFG2	PCFG2	PCFG1	PCFG0	0000
AD1CSSL	0330	Ι	Ι	Ι	I	I		I	Ι	I	Ι	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD1CON4	0332	Ι	Ι	Ι	I	I		I	I	I	Ι	I	I	Ι	l	DMABL<2:0>	^(0000

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

询ds	All Resets	3F XXXX	0000	0000	0000	A 0000 A	H 0000	0000	0000	0000	
	Bit 0		DONE	ALTS		CH123SA		PCFG0	CSS0	<0>	
4	Bit 1		SAMP	BUFM		CH123NA<1:0>	^	PCFG1	CSS1	DMABL<2:0>	
2MC30	Bit 2		ASAM			CH123	CH0SA<4:0>	PCFG2	CSS2		
C33FJ3	Bit 3		SIMSAM	<3:0>	<7:0>	Ι	0	PCFG3	CSS3	I	
ND dsPI	Bit 4		I	SMPI<3:0>	ADCS<7:0>	I		PCFG4	CSS4	I	
I/804 A	Bit 5					Ι	Ι	PCFG5	CSS5	I	
8MC20	Bit 6		SSRC<2:0>	Ι		—	Ι	PCFG6	CSS6		
:33FJ12	Bit 7	ADC Data Buffer 0	0)	BUFS		Ι	CHONA	PCFG7	CSS7	I	cimal.
ADC1 REGISTER MAP FOR dsPIC33FJ64MC204/804, dsPIC33FJ128MC204/804 AND dsPIC33FJ32MC304	Bit 8	ADC Da	FORM<1:0>	CHPS<1:0>		CH123SB		PCFG8	CSS8	I	'0'. Reset values are shown in hexadecimal.
2204/80	Bit 9		FORM	CHPS		CH123NB<1:0>			Ι	1	s are show
	Bit 10		AD12B	CSCNA	SAMC<4:0>	CH123N	CH0SB<4:0>	Ι	Ι	1	Reset value
sPIC33	Bit 11		Ι	Ι	S	I	C	Ι	Ι	I	ad as '0'. F
P FOR d	Bit 12		ADDMABM	Ι		Ι		Ι	Ι	I	x = unknown value on Reset, — = unimplemented, read as
ER MA	Bit 13		ADSIDL	^	-	Ι	-	-	—	1	= unim
REGISI	Bit 14		I	VCFG<2:0>	Ι	Ι	Ι	Ι	Ι		on Reset.
ADC1 F	Bit 15		ADON	>	ADRC	Ι	CHONB	Ι	Ι	1	own value
	Addr	0300	0320	0322	0324	0326	0328	032C	0330	0332	<pre>x = unkn</pre>
TABLE 4-18:	File Name	ADC1BUF0	AD1CON1	AD1CON2	AD1CON3	AD1CHS123	AD1CHS0	AD1PCFGL	AD1CSSL	AD1CON4	Legend:

DAC1 REGISTER MAP FOR dsPIC33FJ128MC804 AND dsPIC33FJ64MC804 **TABLE 4-19:**

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10 Bit 9	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DAC1CON 03F0 DACEN	03F0	DACEN	1	DACSIDL AMPON	AMPON	I	1	I	FORM	I			DA	DACFDIV<6:0>	_			0000
DAC1STAT 03F2 LOEN	03F2	LOEN		LMVOEN	I	1	ПТҮРЕ	LFULL	LITYPE LFULL LEMPTY ROEN	ROEN	Ι	- RMVOEN	I	1	RITYPE	RFULL	RITYPE RFULL REMPTY 0000	0000
DAC1DFLT 03F4	03F4								DAC1DF	DAC1DFLT<15:0>								0000
DAC1RDAT 03F6	03F6								DAC1RD	DAC1RDAT<15:0>								0000
DAC1LDAT 03F8	03F8								DAC1LD	DAC1LDAT<15:0>								0000
l equend: v = linknown value on Beset — = unimplemented read ac			n Reset	- = unimplen	nented rea	d ac ,∪, Br	set values	are shown	s '0' Reset values are shown in hexadecimal	ma								

nexadecimal. values are shown in Lesel . . . as ead . ער x = unknown value on Keset Legend:

Image: black	40081781	TABLE 4-20:	-20:	DMA R	DMA REGISTER MAP	ER MAF	0													查ì
0000 CHER MLL MLL </th <th>0000 OFEN MIL MUL MUL<!--</th--><th>File Name</th><th>Addr</th><th>Bit 15</th><th>Bit 14</th><th>Bit 13</th><th>Bit 12</th><th>Bit 11</th><th>Bit 10</th><th>Bit 9</th><th>Bit 8</th><th>Bit 7</th><th>Bit 6</th><th>Bit 5</th><th>Bit 4</th><th>Bit 3</th><th>Bit 2</th><th></th><th></th><th><u></u> Ddg F</th></th>	0000 OFEN MIL MUL MUL </th <th>File Name</th> <th>Addr</th> <th>Bit 15</th> <th>Bit 14</th> <th>Bit 13</th> <th>Bit 12</th> <th>Bit 11</th> <th>Bit 10</th> <th>Bit 9</th> <th>Bit 8</th> <th>Bit 7</th> <th>Bit 6</th> <th>Bit 5</th> <th>Bit 4</th> <th>Bit 3</th> <th>Bit 2</th> <th></th> <th></th> <th><u></u> Ddg F</th>	File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2			<u></u> Ddg F
030 040 <td>0000 FONCE I<</td> <td>MADCON</td> <td>0380</td> <td>CHEN</td> <td>SIZE</td> <td>DIR</td> <td>HALF</td> <td>NULLW</td> <td> </td> <td> </td> <td> </td> <td>1</td> <td> </td> <td>AMODE</td> <td><1:0></td> <td> </td> <td> </td> <td>MODE<1:0</td> <td></td> <td>р Г</td>	0000 FONCE I<	MADCON	0380	CHEN	SIZE	DIR	HALF	NULLW				1		AMODE	<1:0>			MODE<1:0		р Г
0004 STA-FIS-FIS-FIS-FIS-FIS-FIS-FIS-FIS-FIS-FIS	00000 STR-r510-F STR-r510-F </td <td>MAOREQ</td> <td>0382</td> <td>FORCE</td> <td>Ι</td> <td>Ι</td> <td>I</td> <td>Ι</td> <td> </td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td></td> <td></td> <td>H</td> <td>(0:9>T3SD</td> <td></td> <td></td> <td>0</td> <td>300</td>	MAOREQ	0382	FORCE	Ι	Ι	I	Ι		Ι	Ι	Ι			H	(0:9>T3SD			0	300
0008 0004 <th< td=""><td>0008 CMI-00 SIB-SEGE S</td><td>MA0STA</td><td>0384</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>S</td><td>TA<15:0></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>Fg</td></th<>	0008 CMI-00 SIB-SEGE S	MA0STA	0384								S	TA<15:0>							0	Fg
0000 0000 <th< td=""><td>0028 CHICAL CHICAL<td>MA0STB</td><td>0386</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>S</td><td>TB<15:0></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td></td></td></th<>	0028 CHICAL CHICAL <td>MA0STB</td> <td>0386</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>S</td> <td>TB<15:0></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0</td> <td></td>	MA0STB	0386								S	TB<15:0>							0	
0000 010 01 010 010 0100	0000 1 1 0	MA0PAD	0388								A.	AD<15:0>							0	₩C
000001000100010001000100010001000 </td <td>0000010011</td> <td>MAOCNT</td> <td>038A</td> <td>I</td> <td>I</td> <td> </td> <td>I</td> <td>I</td> <td> </td> <td></td> <td></td> <td></td> <td></td> <td>CNT<</td> <td>:9:0></td> <td></td> <td></td> <td></td> <td>0</td> <td>30</td>	0000010011	MAOCNT	038A	I	I		I	I						CNT<	:9:0>				0	3 0
00001000100010001000100000100000100000100000100000100000100000100000100000100000100000100000100000100000100000100000100000001000000 <t< td=""><td>0305 FORCE 1 1 1 I<</td><td>MA1CON</td><td>038C</td><td>CHEN</td><td>SIZE</td><td>DIR</td><td>HALF</td><td>NULLW</td><td> </td><td>I</td><td> </td><td>I</td><td>I</td><td>AMODE</td><td><1:0></td><td>I</td><td>I</td><td>MODE<1:0</td><td></td><td>4</td></t<>	0305 FORCE 1 1 1 I<	MA1CON	038C	CHEN	SIZE	DIR	HALF	NULLW		I		I	I	AMODE	<1:0>	I	I	MODE<1:0		4
030SitistoSitistoSitisto032SitistoSitistoSitistoSitistoSitisto033UUUUUUUU034UNNUUUUU036UNNNUUUUU036UNNNUUUUU036UNNNNNNU037UNNNNNN038UNNNNNN039UNNNNNN030UNNNNNN030UNNNNNN031NNNNNNN032NNNNNNN034UNNNNNN034NNNNNNN034NNNNNNN034NNNNNNN034NNNNNNN034NNNNNNN034NNNNNNN034NNNNN <td< td=""><td>0000SIA-16150SIA-16150SIA-16150SIA-16150SIA-16160S</td><td></td><td></td><td>FORCE</td><td>1</td><td> </td><td>I</td><td> </td><td> </td><td>1</td><td> </td><td>1</td><td></td><td></td><td>ш Ш</td><td>(0:9>T3SD</td><td></td><td></td><td>0</td><td>Å</td></td<>	0000SIA-16150SIA-16150SIA-16150SIA-16150SIA-16160S			FORCE	1		I			1		1			ш Ш	(0:9>T3SD			0	Å
030031 </td <td>0302 CM-1 <th< td=""><td>MA1STA</td><td>0390</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>S</td><td>TA<15:0></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>र्म् जुर्</td></th<></td>	0302 CM-1 CM-1 <th< td=""><td>MA1STA</td><td>0390</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>S</td><td>TA<15:0></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>र्म् जुर्</td></th<>	MA1STA	0390								S	TA<15:0>							0	र्म् जुर्
0304031403	0301		0392								ŝ	TB<15:0>							0	here
10001011	000001 </td <td></td> <td>0394</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>đ</td> <td>4D<15:0></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0</td> <td>000</td>		0394								đ	4D<15:0>							0	000
10101011 <td>00001001001001001001001001001001001001001001001001010101010101010101010101001001<</td> <td></td> <td>0396</td> <td>I</td> <td> </td> <td>I</td> <td>I</td> <td>I</td> <td>I</td> <td></td> <td></td> <td></td> <td></td> <td>CNT<</td> <td>:0:0></td> <td></td> <td></td> <td></td> <td>0</td> <td>000</td>	00001001001001001001001001001001001001001001001001010101010101010101010101001001<		0396	I		I	I	I	I					CNT<	:0:0>				0	000
1000100010001000100010000100001000010000100001000010000100001000010000100000100001000010000100001000010000100001000010000010000100001000010000100001000010000100001000010000010000010000100001000000010000001000000100000010000001000000100000010000001000000100000001000000100000010000001000000100000010000001000000100000001000000010000001000000100000010000001000000100000010000000100000001000000100000010000001000000100000010000001000000010000000100000001000000010000000100000010000001000000100000001000000010000000100000001000000010000001000000100000010000000100000001000000010000000100000001000000010000001000000100000001000000010000000 <t< td=""><td>030 FORCE - - - - Interview Interview 030 -</td></t<> <td></td> <td>0398</td> <td>CHEN</td> <td>SIZE</td> <td>DIR</td> <td>HALF</td> <td>NULLW</td> <td> </td> <td> </td> <td> </td> <td> </td> <td>—</td> <td>AMODE</td> <td><1:0></td> <td>Ι</td> <td>Ι</td> <td>MODE<1:0</td> <td></td> <td>000</td>	030 FORCE - - - - Interview Interview 030 -		0398	CHEN	SIZE	DIR	HALF	NULLW					—	AMODE	<1:0>	Ι	Ι	MODE<1:0		000
00051-4051	0000 STA-1500 STA-1500 10100 STA-1500 STA-1500 10100 STA STA-1500 10100 STA-1500 STA-1500 1		039A	FORCE	Ι	Ι	I	I	I	Ι	Ι	I			Ч	(0:9>T3SD			0	000
0368 Participant File-16;0 0370 Value Parity Parity 0380 Value Value Value Parity 0381 Value Value Value Value Parity 0382 Value Value Value Value Value Value 0380 Value Value Value Value Value Value Value 0380 Value Valu	036CN-1CN-		039C								S	TA<15:0>							0	000
0300031003	0300 0		039E								S	TB<15:0>							0	000
0302CHCM </td <td>0302CHC000<td></td><td>03A0</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>A.</td><td>AD<15:0></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>000</td></td>	0302CHC000 <td></td> <td>03A0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>A.</td> <td>AD<15:0></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0</td> <td>000</td>		03A0								A.	AD<15:0>							0	000
034CHUMALENULUVICMALENULUVICMODE<100MICMODE<100MICMODE<100103FORCEIIIIIIIIIC <td>03.04CHENSIZEDIRHALFNULUNIIMODE<10-MODE<10-MODE<10-13.05EORCEIIIIIIIIIIIII13.04EORCEII</td> <td>MA2CNT</td> <td>03A2</td> <td>I</td> <td> </td> <td>I</td> <td>I</td> <td>I</td> <td>I</td> <td></td> <td></td> <td></td> <td></td> <td>CNT<</td> <td>:0:0></td> <td></td> <td></td> <td></td> <td>0</td> <td>000</td>	03.04CHENSIZEDIRHALFNULUNIIMODE<10-MODE<10-MODE<10-13.05EORCEIIIIIIIIIIIII13.04EORCEII	MA2CNT	03A2	I		I	I	I	I					CNT<	:0:0>				0	000
0306 CNCC 0 0 0 0 0 0 0 0 0 0 1038 Interval 100 In	030601000		03A4	CHEN	SIZE	DIR	HALF	NULLW					—	AMODE	<1:0>	Ι	Ι	MODE<1:0		000
03.08STA-15:0STA-15:003.040.NSTB-15:003.050.0.NN03.060.0.0.N03.070.0.0.0.N03.080.0.0.0.0.N03.090.0.0.0.0.0.N03.090.0.0.0.0.0.0.03.090.0.0.0.0.0.0.03.010.0.0.0.0.0.0.03.020.0.0.0.0.0.0.03.030.0.0.0.0.0.0.03.040.0.0.0.0.0.0.03.050.0.0.0.0.0.0.03.060.0.0.0.0.0.0.03.060.0.0.0.0.0.0.03.060.0.0.0.0.0.0.03.060.0.0.0.0.0.0.03.070.0.0.0.0.0.0.03.080.0.0.0.0.0.0.03.090.0.0.0.0.0.0.03.070.0.0.0.0.0.03.080.0.<	0308STA-15:0STA-15:003.040-STA-15:003.04STA-15:003.05003.06003.07003.080003.09003.09003.09003.0403.0903.0903.0103.0203.04 <td></td> <td>03A6</td> <td>FORCE</td> <td>Ι</td> <td>Ι</td> <td>I</td> <td>Ι</td> <td> </td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td></td> <td></td> <td>H</td> <td>(0:9>T3SD</td> <td></td> <td></td> <td>0</td> <td>000</td>		03A6	FORCE	Ι	Ι	I	Ι		Ι	Ι	Ι			H	(0:9>T3SD			0	000
03Ab STB<:5:0: 03Ac	03Al STB<15.0 03Al		03A8								S	TA<15:0>							0	000
03.02 (1) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2	0302 0340 0350 0350 0350 0350 0350 0350 0451 0350 0510 0510 05100 0350 0451 05100 05100 0350 0451 05100 05100 0350 0451 05100		03AA								S	TB<15:0>							0	000
034 - - - - - CNT-60.0- 0380 CHEN SIZE DIR HALF NULUW - - - NoDe-1:0- 0381 FOLE I V </td <td>034E 0-1<td></td><td>03AC</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>P,</td><td>AD<15:0></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>000</td></td>	034E 0-1 <td></td> <td>03AC</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>P,</td> <td>AD<15:0></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0</td> <td>000</td>		03AC								P,	AD<15:0>							0	000
0300CHEUSIZEDIRHALFNULUWCCCCCMODE<1:0>MODE<1:0>MODE<1:0>0312FORCEVVVVVVVNNONO0314AVVVVVVNONONONO0314ANVVVVVNONONONO0315ANNNNONONONONONONONONO0316VNVVNO <td>0300 CHEN SIZE DIR HALF NULLW MODE<1:0- 0312 FORCE u</td> <td></td> <td>03AE</td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td>I</td> <td>Ι</td> <td> </td> <td></td> <td></td> <td></td> <td></td> <td>CNT<</td> <td>:9:0></td> <td></td> <td></td> <td></td> <td>0</td> <td>000</td>	0300 CHEN SIZE DIR HALF NULLW MODE<1:0- 0312 FORCE u		03AE	Ι	Ι	Ι	I	Ι						CNT<	:9:0>				0	000
03B2 FORCE - - - - IRGREL-G:O- 03B4 -	03B2 FORCE - - - - ICOREL-6:0- 03B4 -		03B0	CHEN	SIZE	DIR	HALF	NULLW		Ι	Ι	Ι	Ι	AMODE	<1:0>	Ι	Ι	MODE<1:0		000
03B4 STA-15:0> 03B5 STA-15:0> 03B6 STA-14:0 03B7 U 03B7 U 03B7 U 03B6 I 03B7 U 03B8 I 03B9 I 03B1 I 03B1 I 03B1 I 03B1 I 03B2 U 03B1 I 03B2 U 03B2 U 03B1 I 03B2 U 03B2 U <	03B4 STA-15:0+ STA-15:0+ 03B5 STB-15:0+ STB-15:0+ 03B6 Image: STB-15:0+ STB-15:0+ 03B7 Umage: STB-15:0+ Image: STB-15:0+ 03B6 Image: STB-15:0+ Image: STB-15:0+ 03B7 Umage: STB-15:0+ Image: STB-15:0+ 03B7 Umage: STB-16:0+ Image: STB-16:0+ 03B6 Image: STB-16:0+ Image: STB-16:0+ 03B7 Image: STB-16:0+ Image: STB-16:0+ 03C8 Image: STB-16:0+ Image: STB-16:0+ 03C9 Image: STB-16:0+ Image: STB-16:0+		03B2	FORCE	Ι	Ι	I	Ι		Ι	Ι	Ι			H	(0:9>T3SD			0	000
03B6 STB<15:0> 03B8	03B6 STB<15:0> 03B8		03B4								S	TA<15:0>							0	000
03B8	03B8 PAD-615:0>		03B6								S	TB<15:0>							0	000
03B4 CNT<9:0> 03BC CHN SIZE DIR HALF NULLW Total Size Total Size MOE<-1:0>	03B4 CNT<9:0> 03BC CHEN SIZE DIR HALF NULLW 0 MODE<1:0> MODE<1:0> 03BC CHEN SIZE DIR HALF NULLW 0 MODE<1:0> MODE<1:0> 03BC CHEN SIZE MODE<1:0> MODE<1:0> 03BC FORCE MODE<1:0> MODE<1:0> 03C0 MODE<1:0> MODE<1:0> 03C2 MODE<1:0> MODE<1:0>	MA4PAD	03B8								P,	AD<15:0>							0	000
03BC CHEN SIZE DIR HALF NULLW -	03BC CHEN SIZE DIR HALF NULLW - - - AMODE<1:0> - - - MODE<1:0> 03BE FORCE - - - - - - - - - - - - - - - - - MODE<1:0> - - - MODE<1:0> - - MODE<1:0> - - - <	MA4CNT	03BA	I		I	I	I						CNT<	:9:0>				0	000
03BE FORCE	03BE FORCE - - - - - IRQSEL<6:0> 03C0 STA<15:0> STA<15:0> STB<15:0> 03C2 STB<15:0> STB<15:0>		03BC	CHEN	SIZE	DIR	HALF	NULLW	I	I		I	I	AMODE		I	I	MODE<1:0		000
03C0 STA<15:0> STA<15:0> STB<16:0>	03C0 STA<15:0> 03C2 STB<15:0> - = unimplemented read as 'n' Reset values are shown in hexadecimal			FORCE	I	Ι	I	I	I	Ι	I	I			ш	(0:9>T3SD			0	000
03C2 STB<15:0>	03C2 STB<15:0> — = unimplemented read as 'n' Reset values are shown in hexadecimal		03C0								S	TA<15:0>							0	000
			03C2								S	TB<15:0>							0	000

TABLE 4-20:	-20:	DMA F	REGIST	ER MA	P (CON	DMA REGISTER MAP (CONTINUED)	-											函创
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Resetts
DMA5PAD	03C4								Ъ	PAD<15:0>								38
DMA5CNT	03C6	I	I	I	I	I	I					CNT	CNT<9:0>					
DMA6CON	03C8	CHEN	SIZE	DIR	HALF	NULLW	I	I	I	I	I	AMODE<1:0>	≅<1:0>	I	I	MODE<1:0>		88 38
DMA6REQ	03CA	FORCE	Ι	I	I	1	I	I	1	I			_	IRQSEL<6:0>				<mark>/6</mark>
DMA6STA	03CC								ς, Ν	STA<15:0>								3 0
DMA6STB	03CE								S	STB<15:0>								
DMA6PAD	03D0								Ρ	PAD<15:0>								
DMA6CNT	03D2		I	I	I	I	I					CNT	CNT<9:0>					
DMA7CON	03D4	CHEN	SIZE	DIR	HALF	NULLW	I	I	I	I	I	AMODI	AMODE<1:0>	I	I	MODE<1:0>	<1:0>	0000
DMA7REQ	03D6	FORCE	Ι	I	I	1	I	I	1	I			_	RQSEL<6:0>				0000
DMA7STA	80E0								S.	STA<15:0>								0000
DMA7STB	AD50								S	STB<15:0>								0000
DMA7PAD	03DC								74	PAD<15:0>								0000
DMA7CNT	3DE		I	I	I	Ι	I					CNT	CNT<9:0>					0000
DMACS0	03E0	PWCOL7	PWCOL7 PWCOL6 PWCOL5	PWCOL5	PWCOL4	PWCOL3	PWCOL2 PWCOL1	PWCOL1	PWCOL0	XWCOL7	XWCOL6	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1	XWCOL0	0000
DMACS1	03E2	Ι	Ι	Ι	I		LSTCH<3:0>	<3:0>		PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0	0000
DSADR	03E4								/SO	DSADR<15:0>								0000
Legend:	un = -	implement	ed, read as	'0'. Reset	values are :	— = unimplemented, read as 'o'. Reset values are shown in hexadecimal	xadecimal.											

© 2009 Microchip Technology Inc.

TABLE 4-21 :		ECAN1 REGISTER MAP WHEN	REGISTI	ER MAŀ	> WHEN	C	1CTRL1.WIN =	 = 0 OR 1		(FOR dsPIC33FJ128MC802/804 AND dsPIC33FJ64MC802/804)	3FJ128	MC802/	'804 AN	D dsPIC	:33FJ64	4MC802/	(804)	<u>查</u> ì
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1CTRL1	0400	I		CSIDL	ABAT			REQOP<2:0>	6	OF	OPMODE<2:0>	4	1	CANCAP	I	1	NIN	04 8 04 8
C1CTRL2	0402	Ι	I	I	1	Ι	I	I	I	Ι		I			DNCNT<4:0>	A		33 °
C1VEC	0404	I	I	1			FILHIT<4:0>	4		I				ICODE<6:0>	^			F 000
C1FCTRL	0406		DMABS<2:0>	<u> </u>	Ι	Ι	Ι	Ι	I	Ι	Ι	Ι			FSA<4:0>			32 °
C1FIFO	0408	I	I			FBF	FBP<5:0>			I				FNRB	FNRB<5:0>			MC õõ
C1INTF	040A	1	Ι	TXBO	TXBP	RXBP	TXWAR	RXWAR	EWARN	IVRIF	WAKIF	ERRIF		FIFOIF	RBOVIF	RBIF	TBIF	30 ĕ
C1INTE	040C		I	I	I	Ι	I	I	I	IVRIE	WAKIE	ERRIE	1	FIFOIE	RBOVIE	RBIE	TBIE	
C1EC	040E				TERRC	TERRCNT<7:0>							RERRCNT<7:0>	T<7:0>				
C1CFG1	0410	I	I	1	I	I	I	I	I	>WLS	SJW<1:0>			BRP	BRP<5:0>			
C1CFG2	0412	Ι	WAKFIL	I	I	I		SEG2PH<2:0>	<0.	SEG2PHTS	S SAM		SEG1PH<2:0>	<0:	Ľ.	PRSEG<2:0>	_	0000
C1FEN1	0414	FLTEN15	FLTEN14	FLTEN13	FLTEN12	ELTEN11	I FLTEN10	D FLTEN9	FLTEN8	FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTENO	FFF
C1FMSKSEL1	1 0418		F7MSK<1:0>	F6MS	F6MSK<1:0>	F5M	F5MSK<1:0>	F4M5	F4MSK<1:0>	F3MSF	F3MSK<1:0>	F2MS	F2MSK<1:0>	F1MSI	F1MSK<1:0>	F0MSK<1:0>	<1:0>	0000
C1FMSKSEL2	2 041A		F15MSK<1:0>	F14M	F14MSK<1:0>	F13N	F13MSK<1:0>	F12M	F12MSK<1:0>	F11MS	F11MSK<1:0>	F10M	F10MSK<1:0>	F9MSI	F9MSK<1:0>	F8MSK<1:0>	<1:0>	0000
Legend: —= TABLE 4-22:	— = unir 22:	= unimplemented, read as '0'. Reset values are shown in hexadecimal. ECAN1 REGISTER MAP WHEN C1CTRL1.V	, read as 'o'. REGISTI	. Reset vali	John Shore S	wn in hexa	decimal.	= 0 (F	OR dsP	n hexadecimal. 1CTRL1.WIN = 0(FOR dsPIC33FJ128MC802/804 AND dsPIC33FJ64MC802/804)	28MC80	2/804 A	ND dsF	IC33FJ(64MC80	02/804)		
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AI
																		Kesets
	0400- 041E							See	See definition when WIN	when WIN = x	×							
C1RXFUL1	0420	RXFUL15 F	RXFUL14 R	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8	RXFUL7 F	RXFUL6 F	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0	0000
C1RXFUL2	0422	RXFUL31 F	RXFUL30 F	RXFUL29	RXFUL28	RXFUL27	RXFUL26	RXFUL25	RXFUL24	RXFUL23 R	RXFUL22 R	RXFUL21	RXFUL20	RXFUL19	RXFUL18	RXFUL17	RXFUL16	0000
C1RXOVF1	0428	RXOVF15 F	RXOVF14 RXOVF13 RXOVF12	3XOVF13	RXOVF12	RXOVF11	RXOVF10 RXOVF9		RXOVF8	RXOVF7 F	RXOVF6 F	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0	0000
C1RXOVF2	042A	RXOVF31 RXOVF30 RXOVF29 RXOVF28 RXOVF27	RXOVF30 F	SXOVF29	RXOVF28		RXOVF26	RXOVF25 RXOVF24		RXOVF23 R	RXOVF22 RXOVF21 RXOVF20 RXOVF19 RXOVF18 RXOVF17 RXOVF16	XOVF21	XOVF20	RXOVF19	RXOVF18	RXOVF17	RXOVF16	0000
C1TR01CON	0430	TXEN1	TXABT1 T	TXLARB1	TXERR1	TXREQ1	RTREN1	TX1PRI<1:0>	l<1:0>	TXEN0 1	TXABT0 T	TXLARB0	TXERR0	TXREQ0	RTREN0	TX0PRI<1:0>	<1:0>	0000
C1TR23CON	0432	TXEN3		TXLARB3	TXERR3	TXREQ3	RTREN3	TX3PRI<1:0>	l<1:0>	TXEN2 1	TXABT2 T	TXLARB2	TXERR2	TXREQ2	RTREN2	TX2PRI<1:0>	<1:0>	0000
C1TR45CON	0434	TXEN5	TXABT5 T	TXLARB5	TXERR5	TXREQ5	RTREN5	TX5PRI<1:0>	l<1:0>	TXEN4 1	TXABT4 T	TXLARB4	TXERR4	TXREQ4	RTREN4	TX4PRI<1:0>	<1:0>	0000
C1TR67CON	0436	TXEN7	TXABT7 T	TXLARB7	TXERR7	TXREQ7	RTREN7	TX7PRI<1:0>	l<1:0>	TXEN6 1	TXABT6 T	TXLARB6	TXERR6	TXREQ6	RTREN6	TX6PRI<1:0>	l<1:0>	0000
C1RXD	0440								Received Data Word	ata Word								XXXX
C1TXD	0442								Transmit Data Word	ata Word								XXXX
- huana		= unknown value on Beset		=nimnlemented	nented read as		e activation a	re chown in	o' Reset values are shown in hexadecima.	a								

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Field Bit 14 Bit 13 Bit 13 Bit 13 Bit 14 Bit 13 Bit 14 Bit 14 </th <th>ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 1 (FOF</th> <th>(FOR dSPIC33FJ128MC802/804 AND dSPIC33FJ64MC802/804)</th> <th></th> <th>~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~</th> <th></th> <th>L LD</th>	ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 1 (FOF	(FOR dSPIC33FJ128MC802/804 AND dSPIC33FJ64MC802/804)		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		L LD
0400- 041E F3BP<3:0> F2BP<3:0> 0422 F7BP<3:0> F7BP<3:0> 0424 F1BP<3:0> F1BP<3:0> 0425 F1BP<3:0> F1BP<3:0> 0426 F1BP<3:0> F1BP<3:0> 0427 F1BP<3:0> F1BP<3:0> 0438 D434 F1BP<3:0> 0439 D10 SID 0431 E10 SID 0432 D10 SID 0433 SID SID 0434 SID SID 0435 SID SID 0436 SID SID 0444 SID SID 0445 SID SID 0446 SID SID 0447 SID <th>Bit 12 Bit 11 Bit 10 Bit 9</th> <th>Bit 8 Bit 7 Bit 6 Bit 5</th> <th>Bit 4 Bit 3</th> <th>Bit 2</th> <th>Bit 1 Bit 0</th> <th></th>	Bit 12 Bit 11 Bit 10 Bit 9	Bit 8 Bit 7 Bit 6 Bit 5	Bit 4 Bit 3	Bit 2	Bit 1 Bit 0	
0420 F3BP<3:0> 0422 F7BP<3:0> 0424 F11BP<3:0> 0424 F11BP<3:0> 0426 F11BP<3:0> 0426 F11BP<3:0> 0426 F11BP<3:0> 0436 F15BP<3:0> 0437 Bit 0438 Sincl0:3> 0438 Sincl0:3> 0438 Sincl0:3> 0438 Sincl0:3> 0438 Sincl0:3> 0438 Sincl0:3> 0439 Sincl0:3> 0430 Sincl0:3> 0431 Sincl0:3> 0432 Sincl0:3> 0433 Sincl0:3> 0440 Sincl0:3> 0441 Sincl0:3> 0442 Sincl0:3> 0444 Sincl0:3> 0445 Sincl0:3> 0446 Sincl0:3> 0447 Sincl0:3> 0448 Sincl0:3> 0449 Sincl0:3> 0446 Sincl0:3>	See d	See definition when WIN = x				S3FJ
0422 F7BP<3:0> F 0424 F11BP<3:0> SID 0426 F11BP<3:0> SID 0426 F15BP<3:0> SID 0436 SID SID 0434 SID SID 0434 SID SID 0435 SID SID 0436 SID SID 0437 SID SID 0438 SID SID 0439 SID SID 0430 SID SID 0431 SID SID 0432 SID SID 0440 SID SID 0440 SID SID 0440 SID SID 0440 SID SID 0441 SID SID 0442 SID SID 0443 SID SID 0444 SID SID 0445 SID SID 0445 </td <td></td> <td>F1BP<3:0></td> <td></td> <td>F0BP<3:0></td> <td>3:0></td> <td>32 000</td>		F1BP<3:0>		F0BP<3:0>	3:0>	32 000
0424 F11BP<3:0> F 0426 F15BP<3:0> SID<10:3> 0430 0432 SID<10:3> 0432 EID<15:8> SID<10:3> 0434 SID<10:3> SID<10:3> 0435 EID<15:8> SID<10:3> 0436 SID<10:3> SID<10:3> 0437 SID<10:3> SID<10:3> 0438 SID<10:3> SID<10:3> 0440 SID SID<10:3> 0441 SID<10:3> SID<10:3> 0445 SID<10:3> SID<10:3> 0446 SID<10:3> SID<10:3> 0445 SID<10:3> SID<10:3> 0446 SID<10:3> SID<10:3> 0445 SID<10:3> SID<10:3> 0446 SID<10:3> SID<10:3> 0446 SID<10:3> SID<10:3> 0447 SID<10:3> SID<10:3> 0448 SID<10:3> SID<10:3> 0449 SID<10:3> SID<10:3> 0450 SID<10:3>		F5BP<3:0>		F4BP<3:0>	3:0>	MC 0000
0426 F15BP<3:0> 0430 SiD<10:3> 0432 SiD<10:3> 0434 SiD<10:3> 0434 SiD<10:3> 0435 SiD<10:3> 0436 SiD<10:3> 0437 SiD<10:3> 0438 SiD<10:3> 0434 SiD<10:3> 0440 SiD<10:3> 0441 SiD<10:3> 0442 SiD<10:3> 0446 SiD<10:3> 0447 SiD<10:3> 0448 SiD<10:3> 0446 SiD<10:3> 0456 SiD<10:3> 0456 SiD<10:3>		F9BP<3:0>		F8BP<3:0>	3:0>	30 000
0430 0432 0432 0434 0434 0434 0436 0436 0438 0438 0438 0438 0434 0438 0440 0440 0444 0446 0446 0446 0446 0446 0446 0446 0446 0446 0446 0446 0445 0446 0446 0446 0445 0446 0445 0446 0446 0456 0456 0456 0446 0466 0446 0466 0446 0466 0446 0466 0446 0466 0468 0466 0468 0466 0468 0466 0468 0466 0468 0466 0468 0466		F13BP<3:0>		F12BP<3:0>	:3:0>	
0432 0432 0436 0436 0436 0436 0438 0436 0430 0438 0434 0436 0442 0446 0446 0446 0446 0446 0446 0446 0446 0446 0446 0446 0446 0446 0446 0446 0446 0446 0445 0446 0446 0446 0445 0446 0446 0456 0446 0456 0446 0446 0446 0446 0446 0446 0446 0466 0446 0466 0468 0466 0468 0466 0468 0466 0468 0466 0468 0466 0468 0466 0468 0466	SID<10:3>	SID<2:0>	- MIDE	Ι	EID<17:16>	H X X X X X X X X X X X X X X X X X X X
0434 0436 0436 0436 0436 0438 0438 0443 0440 0444 0444 0445 0446 0446 0446 0446 0446 0446 0446 0446 0446 0446 0446 0446 0446 0446 0446 0456 0456 0456 0456 0456 0456 0456 0456 0456 0456 0456 0456 0456 0460 0460 0466 0466 0468 0466 0468 0466 0468 0466 0468 0466 0468 0466 0468 0466 0468 0466 0468 0466	EID<15:8>		EID<7:0>	-		
0436 0438 0438 0438 0430 0438 0440 0440 0444 0444 0446 0446 0446 0446 0446 0446 0446 0446 0446 0446 0446 0446 0446 0456 0456 0456 0456 0456 0456 0456 0456 0456 0456 0456 0456 0456 0456 0456 0456 0456 0460 0466 0466 0466 0468 0466 0468 0466 0468 0466 0468 0466 0468 0466 0468 0466 0468 0466 0468 0466 0468 0466	SID<10:3>	SID<2:0>	- MIDE	Ι	EID<17:16>	XXXX
0438 043A 0440 0442 0444 0446 0446 0446 0446 0446 0446 0446 0446 0446 0446 0447 0446 0446 0446 0446 0456 0456 0456 0456 0456 0457 0458 0456 0456 0456 0456 0456 0460 0466 0468 0468 0468 0468 0468 0468 0468 0468 0468 0468 0468	EID<15:8>		EID<7:0>	-		XXXX
043A 0440 0441 0442 0443 0444 0448 0448 0448 0448 0448 0448 0448 0448 0446 0447 0446 0456 0458 0458 0458 0458 0458 0458 0458 0458 0458 0456 0456 0458 0456 0458 0460 0460 0461 0462 0463 0464 0468 0468 0468 0468 0468 0468 0468	SID<10:3>	SID<2:0>	- MIDE	Ι	EID<17:16>	XXXX
0440 0442 0444 0446 0446 0448 0448 0446 0446 0446 0446 0446 0446 0446 0446 0446 0446 0450 0454 0456 0458 0458 0456 0456 0456 0456 0456 0456 0460 0460 0460 0461 0462 0468 0468 0468 0468 0468 0468 0468	EID<15:8>		EID<7:0>	-		XXXX
0442 0446 0446 0446 0448 0448 0446 0445 0445 0446 0445 0446 0445 0446 0452 0454 0454 0454 0456 0458 0458 0458 0458 0456 0456 0456 0456 0460 0460 0468 0468 0468 0468 0468	SID<10:3>	SID<2:0>	- EXIDE	I	EID<17:16>	XXXX
0444 0446 0446 0448 0448 0448 0446 0445 0445 0445 0446 0452 0454 0454 0454 0456 0458 0458 0458 0458 0458 0456 0456 0457 0458 0456 0456 0456 0456 0460 0468 0468 0468 0468 0468 0468 0468 0468 0468 0468 0468 0468	EID<15:8>		EID<7:0>			XXXX
0446 0448 0448 0446 0445 0446 0445 0445 0450 0454 0452 0454 0456 0456 0456 0456 0456 0458 0456 0456 0456 0456 0456 0456 0456 0456 0456 0460 0468 0468 0468 0468 0468 0468 0468 0468 0468 0468 0468 0468	SID<10:3>	SID<2:0>	- EXIDE	Ι	EID<17:16>	XXXX
0448 0446 0445 0446 0446 0450 0454 0456 0456 0456 0456 0456 0456 0456 0458 0458 0458 0458 0458 0458 0458 0458 0458 0456 0456 0456 0456 0456 0460 0468 0468 0468 0468 0468 0468	EID<15:8>		EID<7:0>			XXXX
044A 044C 044E 044E 044E 0450 0454 0456 0456 0458 0456 0458 0456 0458 0458 0458 0458 0458 0458 0458 0458 0456 0457 0456 0456 0460 0460 0461 0462 0463 0464 0468 0468 0468 0468 0468	SID<10:3>	SID<2:0>	- EXIDE	Ι	EID<17:16>	XXXX
044C 044E 044E 0450 0450 0452 0454 0454 0456 0458 0458 0458 0456 0458 0458 0454 0456 0457 0456 0457 0456 0456 0456 0456 0456 0460 0460 0464 0468 0468 0468	EID<15:8>		EID<7:0>			XXXX
044E 0452 0452 0454 0454 0454 0454 0456 0458 0458 0458 0456 0456 0456 0456 0456 0456 0456 0460 0463 0464 0464 0468 0468 0468 0468	SID<10:3>	SID<2:0>	- EXIDE	Ι	EID<17:16>	XXXX
0450 0452 0454 0454 0456 0456 0458 0458 0458 0456 0457 0456 0457 0456 0457 0456 0456 0460 0462 0463 0464 0465 0466 0468 0468 0468	EID<15:8>		EID<7:0>			XXXX
0452 0454 0456 0456 0456 0458 0458 0458 0458 0458 0458 0458 0454 0456 0457 0456 0460 0462 0463 0464 0465 0466 0468 0468 0468	SID<10:3>	SID<2:0>	- EXIDE	Ι	EID<17:16>	XXXX
0454 0456 0458 0458 0454 0452 0455 0456 0456 0460 0462 0463 0464 0468 0468 0468 0468 0468 0468 0468	EID<15:8>		EID<7:0>			XXXX
0456 0458 0458 0456 0456 0456 0460 0464 0468 0468	SID<10:3>	SID<2:0>	– EXIDE	Ι	EID<17:16>	XXXX
0458 045A 045C 0460 0462 0464 0465 0466 0468	EID<15:8>		EID<7:0>			XXXX
045A 045C 045C 0460 0462 0464 0468	SID<10:3>	SID<2:0>	- EXIDE	Ι	EID<17:16>	XXXX
045C 045E 045E 0460 0462 0463 0464 0465 0466 0468 0468	EID<15:8>		EID<7:0>			XXXX
045E 0460 0462 0464 0466 0468	SID<10:3>	SID<2:0>	- EXIDE		EID<17:16>	XXXX
0460 0462 0464 0466 0468	EID<15:8>		EID<7:0>			XXXX
0462 0464 0466 0468	SID<10:3>	SID<2:0>	- EXIDE	Ι	EID<17:16>	XXXX
0466 0466 0468	EID<15:8>		EID<7:0>			XXXX
0466 0468	SID<10:3>	SID<2:0>	- EXIDE	Ι	EID<17:16>	XXXX
0468	EID<15:8>		EID<7:0>			XXXX
	SID<10:3>	SID<2:0>	- EXIDE	Ι	EID<17:16>	XXXX
C1RXF10EID 046A EID<15:8>	EID<15:8>		EID<7:0>			XXXX
C1RXF11SID 046C SID<10:3>	SID<10:3>	SID<2:0>	- EXIDE	I	EID<17:16>	XXXX

© 2009 Microchip Technology Inc.

ECANT REGISTER MAP WHEN CTUTKET.WIN = 1 (FOR 05PIC33F) 20MC002/004 AND 05PIC33F304MC002/004) (CONTINUE			P I xxxx	PIC3 xxx xxx	P1C38F	P1C38FJ33	P1C38FJ32M	P1C3BFJ32MC3	P1C38FJ32MC304	P1C38FJ32MC304供
00) (+00/7	Bit 1 Bit 0			EID<17:16>	EID<17:16>	EID<17:16> EID<17:16>	EID<17:16> EID<17:16>	EID<17:16> EID<17:16> EID<17:16>	EID<17:16> EID<17:16> EID<17:16> EID<17:16>	EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16>
	Bit 2				1		1 1			
	Bit 3		EID<7:0>	<7:0> EXIDE	EID<7:0> - EXIDE EID<7:0>	<pre><7:0> EXIDE </pre>	EID<7:0> - EXIDE EID<7:0> - EXIDE EID<7:0> EID<7:0> EID<7:0>	<pre><7:0> </pre> <pre><7:0> </pre> <pre><7:0> </pre> <pre><7:0> </pre>	EID<7:0> - EXIDE EID<7:0>	77:0> EXIDE EXIDE 77:0> EXIDE 77:0> EXIDE EXIDE
	5 Bit 4		EIU<			EID<				
Bit 6 Bit 5				SID<2:0>	D<2:0>	SID<2:0> SID<2:0>	D<2:0>	SID<2:0> SID<2:0> SID<2:0>	D<2:0>	SID<2:0> SID<2:0> SID<2:0> SID<2:0> SID<2:0>
Bit 7 B			SID			SID	SID			
Bit 9 Bit 8										
Bit 10										
Bit 12 Bit 11		EID<15:8>	SID<10.35		EID<15:8>	EID<15:8> SID<10:3>	SID<15:8> SID<15:8> SID<10:3> EID<15:8>	EID<16:3> EID<16:3> EID<16:3> EID<16:3> SID<10:3>	EID<15:8> SID<10:3> EID<15:8> SID<10:3> SID<10:3> EID<15:8> EID<15:8>	BID <10:3> SID <10:3> SID <10:3> SID <10:3> SID <10:3> SID <10:3> SID <10:3>
Dit 12	DIL 13									
	Bit 15 Bit 14									
	Addr B	046E	0470		0472	0472 0474	0472 0474 0476	0472 0474 0476 0478	0472 0474 0476 0478 0478	0472 0474 0476 0476 0478 047A 047C
	File Name	C1RXF11EID	C1RXF12SID				C1RXF12EID C1RXF13SID C1RXF13EID			

PERIPHERAL PIN SELECT INPUT REGISTER MAP	MAP							
Bit 11 Bit 10 E	Bit 9 Bit 8	Bit 7	Bit 6	Bit 5	Bit 4 Bit 3	3 Bit 2 Bit 1	Bit 0	All Resets
INT1R<4:0>		Ι	I	I			I	1F00
			Ι	Ι		INT2R<4:0>		001FC
T3CKR<4:0>			Ι	Ι		T2CKR<4:0>		lFlF
T5CKR<4:0>		Ι	Ι	I		T4CKR<4:0>		1F1F2
IC2R<4:0>		Ι	Ι	Ι		IC1R<4:0>		1F1F
IC8R<4:0>			Ι	Ι		IC7R<4:0>		1F1F
			I	Ι		OCFAR<4:0>		0015
	-		Ι	Ι		FLTA1R<4:0>		001F
			I	Ι		FLTA2R<4:0>		001F
QEB1R<4:0>			Ι	I		QEA1R<4:0>		lflf
-	-		Ι	I		INDX1R<4:0>		001F
QEB2R<4:0>			Ι	Ι		QEA2R<4:0>		1F1F
-	-		Ι	Ι		INDX2R<4:0>		001F
U1CTSR<4:0>		Ι	I	I		U1RXR<4:0>		1F1F
U2CTSR<4:0>		Ι	Ι	Ι		U2RXR<4:0>		1F1F
SCK1R<4:0>		I	I	I		SDI1R<4:0>		1F1F
	1	I	I	I		SS1R<4:0>		001F
SCK2R<4:0>		I	Ι	I		SDI2R<4:0>		1F1F
-	-		Ι	I		SS2R<4:0>		001F
		I	I	I		C1RXR<4:0>		001F

DS70291D-page 61

查询。	sP	30000	FJ0000	32	MC 0000	30	۱ţ +	000	000 o]
	AII SUS	000	000	000	000	000	0000	000	000	
9	Bit 0									
/802 AN	Bit 1									
4MC202	Bit 2	RP0R<4:0>	RP2R<4:0>	RP4R<4:0>	RP6R<4:0>	RP8R<4:0>	RP10R<4:0>	RP12R<4:0>	RP14R<4:0>	
IC33FJ6	Bit 3						-	-	-	
02, dsP	Bit 4									
C202/80	Bit 5		I	Ι	Ι	I	Ι	Ι		
-J128M	Bit 6			Ι	Ι		Ι	Ι		
PIC33F	Bit 7		I						-	al.
FOR ds	Bit 8									hexadecim
ER MAP	Bit 9									are shown ii
PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33FJ128MC202/802, dsPIC33FJ64MC202/802 AND dsPIC33FJ32MC302	Bit 10	RP1R<4:0>	RP3R<4:0>	RP5R<4:0>	RP7R<4:0>	RP9R<4:0>	RP11R<4:0>	RP13R<4:0>	RP15R<4:0>	^{'0'} . Reset values are shown in hexadecimal
υτρυτ	Bit 11									ead as 'o'. F
	Bit 12									lemented, I
PIN SE AC302	Bit 13	I	I	I	Ι	I	I	Ι	I	— = unimp
PERIPHERAL PIN SI dsPIC33FJ32MC302	Bit 14	I	I	I	Ι		I	Ι		on Reset,
PERIPI dsPIC3	Bit 15		I		—			—		\mathbf{x} = unknown value on Reset, — = unimplemented, read as
-25:	Addr	06C0	06C2	06C4	06C6	06C8	06CA	0600	06CE	x = unk
TABLE 4-25 :	File Name	RPOR0	RPOR1	RPOR2	RPOR3	RPOR4	RPOR5	RPOR6	RPOR7	Legend:

IC33FJ64MC204/804 AND	
SELECT OUTPUT REGISTER MAP FOR dsPIC33FJ128MC204/804, dsPIC33FJ64MC204/804 AN	
PUT REGISTER MAP FOR (
PERIPHERAL PIN SELECT OUTI	dsPIC33FJ32MC304
TABLE 4-26: P	0

		dsPIC3	dsPIC33FJ32MC304	MC304														
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
RPOR0	06C0	I	I				RP1R<4:0>			I	1	I			RP0R<4:0>			0000
RPOR1	06C2	I	Ι	-			RP3R<4:0>				I	I			RP2R<4:0>			0000
RPOR2	06C4	I	I	I			RP5R<4:0>			I	I	I			RP4R<4:0>			0000
RPOR3	0606	I	I				RP7R<4:0>			Ι	I	I			RP6R<4:0>			0000
RPOR4	06C8	I	Ι	-			RP9R<4:0>				I	I			RP8R<4:0>			0000
RPOR5	06CA	I					RP11R<4:0>			Ι	I			Ľ	RP10R<4:0>			0000
RPOR6	0600	I	I				RP13R<4:0>			Ι	I	I		Ľ	RP12R<4:0>			0000
RPOR7	06CE	I					RP15R<4:0>			Ι	I			Ľ	RP14R<4:0>			0000
RPOR8	06D0						RP17R<4:0>							Ч	RP16R<4:0>			0000
RPOR9	06D2	Ι		Ι			RP19R<4:0>			Ι	Ι	I		ц	RP18R<4:0>			0000
RPOR10	06D4	I	Ι	-			RP21R<4:0>				I	I		Ľ	RP20R<4:0>			0000
RPOR11	06D6	Ι	Ι	Ι			RP23R<4:0>					Ι		Ľ	RP22R<4:0>			0000
RPOR12	06D8	I					RP25R<4:0>			Ι	I			Ľ	RP24R<4:0>			0000
Legend:	x = unk	nown value	on Reset,	— = unimp	\mathbf{x} = unknown value on Reset, — = unimplemented, read as	ead as '0'. F	^{'0'.} Reset values are shown in hexadecimal	are shown ir	hexadecim	al.								

0000

OBOE

OB1E

OB2E

OB3E

OBUF

OBE

IB0F

IB1F

IB2F

IB3F

1 1

1 1

PTEN14 IBOV

IШ

060C 060E

PMAEN PMSTAT

PTEN<10:0>

查询dsPI	Resets C331	1 0000	20000	C_{0}^{0}	04	供 000	N 000	000	0000	0000			ſ	All Resets	0000	0000	0000	0000	0000	0000	0000	
·	Bit 0	RDSP	<1:0>						:1:0>	OBOE				Bit 0	RDSP	<1:0>						
02 AND	Bit 1	WRSP	WAITE<1:0>						PTEN<1:0>	OB1E		04 AND		Bit 1	WRSP	WAITE<1:0>						
AC202/8	Bit 2	BEP							Ι	OB2E		रT REGISTER MAP FOR dsPIC33FJ128MC204/804, dsPIC33FJ64MC204/804 AND		Bit 2	BEP							
33FJ64N	Bit 3	CS1P	WAITM<3:0>						Ι	OB3E		33FJ64N		Bit 3	CS1P	WAITM<3:0>						
dsPIC	Bit 4	I	WAITI						Ι	Ι		dsPIC		Bit 4	I	WAITI						
202/802,	Bit 5	ALP							Ι	Ι		204/804,		Bit 5	ALP							
128MC2	Bit 6	CSF0	WAITB<1:0>	:13:0>	Parallel Port Data Out Register 1 (Buffers 0 and 1)	Parallel Port Data Out Register 2 (Buffers 2 and 3)	ers 0 and 1)	ers 2 and 3)	Ι	OBUF		128MC2		Bit 6	CSF0	WAITB<1:0>	:13:0>	Parallel Port Data Out Register 1 (Buffers 0 and 1)	Parallel Port Data Out Register 2 (Buffers 2 and 3)	Parallel Port Data In Register 1 (Buffers 0 and 1)	ers 2 and 3)	
IC33FJ	Bit 7	CSF1	WAITI	ADDR<13:0>	gister 1 (Buf	gister 2 (Buf	ister 1 (Buffe	ister 2 (Buffe	Ι	OBE		IC33FJ		Bit 7	CSF1	WAITI	ADDR<13:0>	jister 1 (Buf	jister 2 (Buf	ister 1 (Buffe	ister 2 (Buff	
OR dsP	Bit 8	PTRDEN	MODE<1:0>		oata Out Reg	oata Out Reg	Parallel Port Data In Register 1 (Buffers 0 and 1)	Parallel Port Data In Register 2 (Buffers 2 and 3)	Ι	IB0F		OR dsP		Bit 8	PTRDEN	MODE<1:0>		ota Out Reg	ota Out Reg	Data In Regi	Parallel Port Data In Register 2 (Buffers 2 and 3)	
MAP F	Bit 9	PTWREN	MODE		arallel Port [arallel Port [Parallel Port	arallel Port		IB1F		MAP F		Bit 9	PTWREN	MODE		arallel Port [arallel Port [arallel Port	arallel Port	
GISTER	Bit 10	PTBEEN	MODE16		۵.	ď	ш	4	Ι	IB2F	ecimal.	GISTER		Bit 10	PTBEEN	MODE16		Α.	Υ.	Н	Ľ	
PARALLEL MASTER/SLAVE PORT REGISTER MAP FOR dsPIC33FJ128MC202/802, dsPIC33FJ64MC202/802 AND dsPIC33FJ32MC302	Bit 11	ADRMUX<1:0>	INCM<1:0>						Ι	1B3F	— = unimplemented, read as 'o'. Reset values are shown in hexadecimal.	ORT RE		Bit 11	ADRMUX<1:0>	INCM<1:0>						
ILAVE P	Bit 12	ADRML	INCM						Ι	Ι	ues are shov	PARALLEL MASTER/SLAVE POR		Bit 12	ADRML	INCM						
STER/S C302	Bit 13	PSIDL	<1:0>						Ι	I	. Reset val	STER/S	0004	Bit 13	PSIDL	<1:0>						
PARALLEL MASTEF dsPIC33FJ32MC302	Bit 14	I	IRQM<1:0>	CS1					PTEN14	IBOV	, read as 'o		usricssr332mc304	Bit 14	I	IRQM<1:0>	CS1					
PARALI dsPIC3	Bit 15	PMPEN	BUSY	ADDR15					-	IBF	plemented	PARAL	SPIC S	Bit 15	PMPEN	BUSY	ADDR15					
	Addr	0090	0602	1000	0004	9090	0608	060A	060C	060E	— = unim			Addr	0600	0602	1030	+000	0606	0608	060A	
TABLE 4-27 :	File Name	PMCON	PMMODE	PMADDR	PMDOUT1	PMDOUT2	PMDIN1	PMPDIN2	PMAEN	PMSTAT	Legend:	TABLE 4-28:		File Name	PMCON	PMMODE	PMADDR	PMDOUT1	PMDOUT2	PMDIN1	PMPDIN2	

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Image: bit is a bit is bit i
Image: bit is
Image:
Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 00 AMASK<3:0> AMASK<3:0> 22 ALRMEN CHIME AMASK<3:0> AMASK<3:0> 24 RTCEN - RTCWREN RTCSYNC HALFSEC 1 Nknown value on Reset, - = unimplemented, read as '0.' Reset AMASK<3:0> NWC 1 RTCEN - RTCWREN RTCSYNC HALFSEC 1 NKnown value on Reset, - = unimplemented, read as '0.' Reset Bit 12 Bit 14 Bit 13 Bit 12 Bit 14 E 1 - - - CSIDL NWC NWC NWC 1 Bit 15 Bit 14 Bit 13 Bit 12 Bit 14 Bit 13 Bit 14 Bit 14 Bit 13 Bit 14 Bit 14 Bit 13 Bit 14 Bit 14 Bit 14 Bit 13 Bit 14
Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 00 AMASK<3:0> AMASK<3:0> 22 ALRMEN CHIME AMASK<3:0> AMASK<3:0> 24 RTCEN - RTCWREN RTCSYNC HALFSEC 1 Nknown value on Reset, - = unimplemented, read as '0.' Reset AMASK<3:0> NWC 1 RTCEN - RTCWREN RTCSYNC HALFSEC 1 NKnown value on Reset, - = unimplemented, read as '0.' Reset Bit 12 Bit 14 Bit 13 Bit 12 Bit 14 E 1 - - - CSIDL NWC NWC NWC 1 Bit 15 Bit 14 Bit 13 Bit 12 Bit 14 Bit 13 Bit 14 Bit 14 Bit 13 Bit 14 Bit 14 Bit 13 Bit 14 Bit 14 Bit 14 Bit 13 Bit 14
Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 22 ALRMEN CHIME AMASK<3:0> 24 RTCEN — RTCSYNC HALFSEC 24 RTCEN — RTCSYNC HALFSEC 24 RTCN — RTCSYNC HALFSEC 24 RTCN — RTCSYNC HALFSEC 24 RTCSN RTCSYNC HALFSEC 25 RTCSN RTCSYNC HALFSEC 26 RTCS MASK Sit 27 D — RTCSYNC HALFSEC 28 RTCS RTCS RTCSYNC HALFSEC 29 RTCS RTCS RTCSYNC RTCSYNC 21 Bit 13 Bit 12 Bit 14 Bit 13 Bit 14 21 Bit 13 Bit 12 Bit 14 Bit 14 21 Bit 13 Bit 12 Bit 14 Bit 13 21 Bit 13 Bit 13 Bit 14 Bit 13
Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 00 AMASK<3:0> AMASK<3:0> 22 ALRMEN CHIME AMASK<3:0> AMASK<3:0> 24 RTCEN - RTCWREN RTCSYNC HALFSEC 1 Nknown value on Reset, - = unimplemented, read as '0.' Reset AMASK<3:0> NWC 1 RTCEN - RTCWREN RTCSYNC HALFSEC 1 NKnown value on Reset, - = unimplemented, read as '0.' Reset Bit 12 Bit 14 Bit 13 Bit 12 Bit 14 E 1 - - - CSIDL NWC NWC NWC 1 Bit 15 Bit 14 Bit 13 Bit 12 Bit 14 Bit 13 Bit 14 Bit 14 Bit 13 Bit 14 Bit 14 Bit 13 Bit 14 Bit 14 Bit 14 Bit 13 Bit 14
Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 00 AMASK<3:0> AMASK<3:0> 22 ALRMEN CHIME AMASK<3:0> AMASK<3:0> 24 RTCEN - RTCWREN RTCSYNC HALFSEC 1 Nknown value on Reset, - = unimplemented, read as '0.' Reset AMASK<3:0> NWC 1 RTCEN - RTCWREN RTCSYNC HALFSEC 1 NKnown value on Reset, - = unimplemented, read as '0.' Reset Bit 12 Bit 14 Bit 13 Bit 12 Bit 14 E 1 - - - CSIDL NWC NWC NWC 1 Bit 15 Bit 14 Bit 13 Bit 12 Bit 14 Bit 13 Bit 14 Bit 14 Bit 13 Bit 14 Bit 14 Bit 13 Bit 14 Bit 14 Bit 14 Bit 13 Bit 14
Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 00 AMASK<3:0> AMASK<3:0> 22 ALRMEN CHIME AMASK<3:0> AMASK<3:0> 24 RTCEN - RTCWREN RTCSYNC HALFSEC 1 Nknown value on Reset, - = unimplemented, read as '0.' Reset AMASK<3:0> NWC 1 RTCEN - RTCWREN RTCSYNC HALFSEC 1 NKnown value on Reset, - = unimplemented, read as '0.' Reset Bit 12 Bit 14 Bit 13 Bit 12 Bit 14 E 1 - - - CSIDL NWC NWC NWC 1 Bit 15 Bit 14 Bit 13 Bit 12 Bit 14 Bit 13 Bit 14 Bit 14 Bit 13 Bit 14 Bit 14 Bit 13 Bit 14 Bit 14 Bit 14 Bit 13 Bit 14
Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 22 ALRMEN CHIME AMASK<3:0> 24 RTCEN — RTCSYNC HALFSEC 24 RTCEN — RTCSYNC HALFSEC 24 RTCN — RTCSYNC HALFSEC 24 RTCN — RTCSYNC HALFSEC 24 RTCSN RTCSYNC HALFSEC 25 RTCSN RTCSYNC HALFSEC 26 RTCS MASK Sit 27 D — RTCSYNC HALFSEC 28 RTCS RTCS RTCSYNC HALFSEC 29 RTCS RTCS RTCSYNC RTCSYNC 21 Bit 13 Bit 12 Bit 14 Bit 13 Bit 14 21 Bit 13 Bit 12 Bit 14 Bit 14 21 Bit 13 Bit 12 Bit 14 Bit 13 21 Bit 13 Bit 13 Bit 14 Bit 13
Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 00 AMASK<3:0> AMASK<3:0> 22 ALRMEN CHIME AMASK<3:0> AMASK<3:0> 24 RTCEN - RTCWREN RTCSYNC HALFSEC 1 Nknown value on Reset, - = unimplemented, read as '0.' Reset AMASK<3:0> NWC 1 RTCEN - RTCWREN RTCSYNC HALFSEC 1 NKnown value on Reset, - = unimplemented, read as '0.' Reset Bit 12 Bit 14 Bit 13 Bit 12 Bit 14 E 1 - - - CSIDL NWC NWC NWC 1 Bit 15 Bit 14 Bit 13 Bit 12 Bit 14 Bit 13 Bit 14 Bit 14 Bit 13 Bit 14 Bit 14 Bit 13 Bit 14 Bit 14 Bit 14 Bit 13 Bit 14
Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 00 AMASK<3:0> AMASK<3:0> 22 ALRMEN CHIME AMASK<3:0> AMASK<3:0> 24 RTCEN - RTCWREN RTCSYNC HALFSEC 1 Nknown value on Reset, - = unimplemented, read as '0.' Reset AMASK<3:0> NWC 1 RTCEN - RTCWREN RTCSYNC HALFSEC 1 NKnown value on Reset, - = unimplemented, read as '0.' Reset Bit 12 Bit 14 Bit 13 Bit 12 Bit 14 E 1 - - - CSIDL NWC NWC NWC 1 Bit 15 Bit 14 Bit 13 Bit 12 Bit 14 Bit 13 Bit 14 Bit 14 Bit 13 Bit 14 Bit 14 Bit 13 Bit 14 Bit 14 Bit 14 Bit 13 Bit 14
Bit 15 Bit 14 Bit 13 Bit 12 Bit 14 00 AMASK-3:0> AMASK-3:0> AMASK-3:0> 22 ALRMEN CHIME AMASK-3:0> AMASK-3:0> 26 RTCEN RTCWREN RTCSYNC HALFS 66 RTCEN RTCWREN RTCSYNC HALS 61 RTCS CRC REdits Bit 13 Bit 14 61 Bit 14 Bit 13 Bit 13 Bit 14 Bit 14 7 CSIDL 7 CSIDL Bit 14 Bit 14 Bit 14 8 Bit 14 Bit 13 Bit 12 Bit 14 7 - - - CSIDL 8 - - - - - - - 1 - - - -
Addr Bit 15 Bit 14 Bit 13 Bit 12 0620 OC22 ALRMEN CHIME AMASI 0622 ALRMEN CHIME AMASI 0623 RTCEN RTCSYNC 0624 - RTCN RTCSYNC 0625 RTCEN - RTCWREN RTCSYNC 0624 - RTCWREN RTCSYNC AMASI 0620 RTCEN - RTCWREN RTCSYNC 0624 - - RTCWREN RTCSYNC 0624 - - RTCWREN RTCSYNC 0640 - - - CSIDL - 0640 - - - CSIDL - 0640 - - - CSIDL - - 0644 - - - CSIDL - - - 0641 - - - CSIDL - - -
Addr Bit 15 Bit 14 Bit 13 0620 0622 ALRMEN CHIME 1 0624 RTCEN - RTCWREN 0624 RTCEN - RTCWREN 0624 RTCEN - RTCWREN 0624 RTCEN - RTCWREN 0624 - - RTCWREN 0620 RTCEN - RTCWREN 0620 RTCEN - - 0641 - - - 0642 - - - CIDL 0643 - - - CIDL 0644 - - - CIDL 0645 - - - -
Addr Bit 15 Bit 14 0620 0622 ALRMEN CHIME 0622 ALRMEN CHIME 0622 0624 RTCEN - - 0625 RTCEN - - 0624 RTCEN - - 0624 RTCA - - 0624 - - - 0644 - - - 0640 - - - 0644 - - - 0645 - - - 0646 - - - 0645 - - - 0646 - - - - 0641 Bit 15 Bit 14 I I 0630 CMIDL - - - - 0632 - - - - - - 0632 - - - - </td
Addr Bit 15 0620 0622 0622 ALRMEN 0624 RTCEN 0626 RTCEN 0626 RTCEN 0626 RTCEN 0626 RTCEN 0626 RTCEN 0640 E 0640 - 0641 D 0642 - 0643 - 0644 - 0645 - 0646 - 0641 Bit 15 0643 - 0644 - 0645 - 0646 - 0630 CMIDL 0632 - 0632 - 0633 - 0632 - 0632 - 0632 - 0632 - 0632 - 0632 - 07 - <td< td=""></td<>
Addr 0622 0622 0622 0624 0624 0624 0624 0624 0624 0624 0626 0630 0640 0640 0640 0640 0640 0640 0640 0660 06626 0622 0620 0622 0620 0622 0620 00640 00000 00000 00000 00000 00000 00000 00000 00000 00000 00000 00000 00000 00000 00000 00000 00000 00000 00000 00000 000000

REAL-TIME CLOCK AND CALENDAR REGISTI TABLE 4-29:

RCFGCAL

Legend:

File Name

CVRCON Legend:

CMCON

File Name

CRCCON CRCXOR

FABLE 4-30:

File Name ALCFGRPT ALRMVAL RTCVAL

DS70291D-page 64

FABLE 4-31:

CRCWDAT

Legend:

CRCDAT

— = unimplemented, read as '0'. Reset values are shown in hexadecimal Bit 10

x = unknown value on Reset,

Legend:

© 2009 Microchip Technology Inc.

ODCA LATA

PORTA TRISA

File Name

FABLE 4-32:

3MCX02/X04

												-				ł
Bit 14	4	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
Ι		I	I	I	TRISA10	TRISA9	TRISA8	TRISA7	I	I	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	3F 1620
-			I	1	RA10	RA9	RA8	RA7	1	Ι	RA4	RA3	RA2	RA1	RA0) SXXXX
I		I	I	I	LATA10	LATA9	LATA8	LATA7	1	I	LATA4	LATA3	LATA2	LATA1	LATA0	2N XXXX
I		I	I	1	ODCA10	ODCA9	ODCA8	ODCA7	1	I	Ι	1	I	1	1	0000
<pre>x = unknown value on Reset, — 34: PORTB REGIST</pre>	eset, - GIS	own value on Reset, — = unimpleme PORTB REGISTER MAP	= unimplemented, read as '0'. Reset values are shown in hexadecimal. ER MAP	d as 'o'. Re	set values a	are shown i	n hexadeci	mal.								04供应
•	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB15 TI	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFF
	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RBO	XXXX
_	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	XXXX
	I	I	Ι	ODCB11	ODCB10	ODCB9	ODCB8	ODCB7	ODCB6	ODCB5	I	I	Ι	I	I	0000
	REGIS	TER M4	PORTC REGISTER MAP FOR dsP		FJ128N	1C204/8	04, dsF	PIC33F.	J64MC2	04/804 /	C33FJ128MC204/804, dsPIC33FJ64MC204/804 AND dsPIC33FJ32MC304	PIC33FJ	32MC30)4		
	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	I	I	I	1	I	TRISC9	TRISC8	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	03FF
	Ι	Ι	1	1	Ι	RC9	RC8	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	XXXX
	I	Ι	I	1	Ι	LATC9	LATC8	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	XXXX
	Ι	Ι	Ι	1	I	ODCC9	ODCC8	ODCC7	ODCC6	ODCC5	ODCC4	ODCC3	Ι	Ι	Ι	0000
on F	x = unknown value on Reset, —	— = unimple	= unimplemented, read as 'o'. Reset values are shown in hexadecimal.	d as 'o'. Re	set values a	are shown ii	n hexadeci	mal.								
Σ	CON	TROL R	SYSTEM CONTROL REGISTER M	RAP												
ä	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
P	IOPUWR		Ι	Ι	I	CM	VREGS	EXTR	SWR	SWDTEN	IN WDTO	SLEEP	IDLE	BOR	POR	(1) XXXX
		COSC<2:0>		Ι		NOSC<2:0>	^	CLKLOCK	K IOLOCK	K LOCK		CF	Ι	LPOSCEN	OSWEN	0300 (2)
		DOZE<2:0>		DOZEN		FRCDIV<2:0>	<	PLLP	PLLPOST<1:0>				PLLPRE<4:0>	<0		3040
Ċ	1		I	I	I	I					PLLDIV<8:0>	<0				0030
ľ	1	I	I	I	I	I	I	I				TUI	TUN<5:0>			0000
	0 1	SEI ACI K		<0.1>C		ADCTCCI DZ00	/0-							I		0000

© 2009 Microchip Technology Inc.

DS70291D-page 65

37:		SECUR	ITY RE(GISTER	MAP F(OR dsP	IC33FJ	1128MC	;204/80	4 AND o	TABLE 4-37: SECURITY REGISTER MAP FOR dsPIC33FJ128MC204/804 AND dsPIC33FJ64MC204/804 ONLY	J64MC2	04/804	ΟΝΓΥ				当
Addr Bit 15	Bit 15		Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resetsp
0750 —	Ι		I	1		1	1	I	I	I	I	1	I	I	IW_BSR	IR_BSR	RL_BSR	
0752 —	Ι		I	I		I		I	I	Ι	Ι	I	I	I	IW_ SSR	IR_SSR	RL_SSR	33
\mathbf{x} = unknown value on Reset, — = unimplemented, read as 'o'. Reset values are shown in hexadecimal	v nwor	alue	on Reset, -	– = unimple	mented, reć	ad as 'o'. R	teset value	s are show	vn in hexad	lecimal.								FJ3
TABLE 4-38: NVM REGISTER MAP	N	MR	EGISTE	R MAP														2MC
Addr Bi	ä	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	3 Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0260		WR	WREN	WRERR	I	Ι	1	I	1		ERASE	Ι	Ι		NVMO	NVMOP<3:0>		
0766			I	I	Ι	Ι	1		1				NVMK	NVMKEY<7:0>				
\mathbf{x} = unknown value on Reset, — = unimplemented, read as 'o'. Reset values are shown in hexadecimal	INVOL	value	on Reset, -	– = unimple	mented, rea	ad as 'o'. R	eset value	s are show	vn in hexad	lecimal.								<u>为</u>
TABLE 4-39: PM	Σ	2	PMD REGISTER MAP	R MAP														

File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 10 Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0270	T5MD	T4MD	T3MD	0770 T5MD T4MD T3MD T2MD T1MD		QEI1MD	QEI1MD PWM1MD	Ι	I2C1MD	12C1MD U2MD U1MD SPI2MD SPI1MD	U1MD	SPI2MD	SPI1MD	I	C1MD AD1MD	AD1MD	0000
PMD2	0772	0772 IC8MD IC7MD	IC7MD	I	I	I	I	IC2MD IC1MD	IC1MD	I	I	I	I	OC4MD	OC3MD	OC4MD OC3MD OC2MD OC1MD 0000	OC1MD	0000
PMD3	0774	I	I	I	I	I	CMPMD	CMPMD RTCCMD PMPMD CRCMD DAC1MD QEI2MD PWM2MD	PMPMD	CRCMD	DAC1MD	QEI2MD	PWM2MD	I	I	I	I	0000
Leaend: x = unknown value on Reset. — = unimplemented. read as	x = unkn	own value	on Reset	= unimal	emented. re	ead as '0'.	Reset valu	'0' Reset values are shown in hexadecimal	'n in hexad	scimal.								

查询他名PIC33序的27MVARELSTACK

In addition to its use as a working register, the W15 register in the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices is also used as a software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 4-6. For a PC push during any CALL instruction, the MSb of the PC is zero-extended before the push, ensuring that the MSb is always clear.

Note: A PC push during exception processing concatenates the SRL register to the MSb of the PC prior to the push.


The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word aligned.

Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap does not occur. The stack error trap occurs on a subsequent push operation. For example, to cause a stack error trap when the stack grows beyond address 0x2000 in RAM, initialize the SPLIM with the value 0x1FFE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.





4.2.8 DATA RAM PROTECTION FEATURE

The dsPIC33F product family supports Data RAM protection features that enable segments of RAM to be protected when used in conjunction with Boot and Secure Code Segment Security. BSRAM (Secure RAM segment for BS) is accessible only from the Boot Segment Flash code when enabled. SSRAM (Secure RAM segment for RAM) is accessible only from the Secure Segment Flash code when enabled. See Table 4-1 for an overview of the BSRAM and SSRAM SFRs.

4.3 Instruction Addressing Modes

The addressing modes shown in Table 4-40 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

4.3.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (near data space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

4.3.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 < function> Operand 2

where Operand 1 is always a working register (that is, the addressing mode can only be register direct), which is referred to as Wb. Operand 2 can be a W register, fetched from data memory, or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- · Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-bit or 10-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the Effective Address (EA).
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

TABLE 1440:3F FUNDAMENTAE ADDRESSING MODES SUPPORTED

4.3.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions and the DSP accumulator class of instructions provide a greater degree of addressing flexibility than other instructions. In addition to the addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note:	For the MOV instructions, the addressing mode specified in the instruction can differ
	for the source and destination EA.
	However, the 4-bit Wb (Register Offset)
	field is shared by both source and
	destination (but typically only used by
	one).

In summary, the following addressing modes are supported by move and accumulator instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

4.3.4 MAC INSTRUCTIONS

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY. N, MOVSAC and MSC), also referred to as MAC instructions, use a simplified set of addressing modes to allow the user application to effectively manipulate the data pointers through register indirect tables.

The two-source operand prefetch registers must be members of the set {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU, and W10 and W11 are always directed to the Y AGU. The effective addresses generated (before and after modification) must, therefore, be valid addresses within X data space for W8 and W9 and Y data space for W10 and W11.

Note:	Register	Indirect	with	Register	Offset
	Addressir	ng mode i	s avai	lable only	for W9
	(in X spac	ce) and W	/11 (in	Y space).	

In summary, the following addressing modes are supported by the ${\tt MAC}$ class of instructions:

- Register Indirect
- Register Indirect Post-Modified by 2
- · Register Indirect Post-Modified by 4
- Register Indirect Post-Modified by 6
- Register Indirect with Register Offset (Indexed)

4.3.5 OTHER INSTRUCTIONS

Besides the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD ACC, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

查询dapicMpgulacAdd使变ing

Modulo Addressing mode is a method of providing an automated means to support circular data buffers using hardware. The objective is to remove the need for software to perform data address boundary checks when executing tightly looped code, as is typical in many DSP algorithms.

Modulo Addressing can operate in either data or program space (since the data pointer mechanism is essentially the same for both). One circular buffer can be supported in each of the X (which also provides the pointers into program space) and Y data spaces. Modulo Addressing can operate on any W register pointer. However, it is not advisable to use W14 or W15 for Modulo Addressing since these two registers are used as the Stack Frame Pointer and Stack Pointer, respectively.

In general, any particular circular buffer can be configured to operate in only one direction as there are certain restrictions on the buffer start address (for incrementing buffers), or end address (for decrementing buffers), based upon the direction of the buffer.


The only exception to the usage restrictions is for buffers that have a power-of-two length. As these buffers satisfy the start and end address criteria, they can operate in a bidirectional mode (that is, address boundary checks are performed on both the lower and upper address boundaries).

4.4.1 START AND END ADDRESS

The Modulo Addressing scheme requires that a starting and ending address be specified and loaded into the 16-bit Modulo Buffer Address registers: XMODSRT, XMODEND, YMODSRT and YMODEND (see Table 4-1).

Note: Y space Modulo Addressing EA calculations assume word-sized data (LSb of every EA is always clear).

FIGURE 4-7: MODULO ADDRESSING OPERATION EXAMPLE



The length of a circular buffer is not directly specified. It is determined by the difference between the corresponding start and end addresses. The maximum possible length of the circular buffer is 32K words (64 Kbytes).

4.4.2 W ADDRESS REGISTER SELECTION

The Modulo and Bit-Reversed Addressing Control register, MODCON<15:0>, contains enable flags as well as a W register field to specify the W Address registers. The XWM and YWM fields select the registers that operate with Modulo Addressing:

- If XWM = 15, X RAGU and X WAGU Modulo Addressing is disabled.
- If YWM = 15, Y AGU Modulo Addressing is disabled.

The X Address Space Pointer W register (XWM), to which Modulo Addressing is to be applied, is stored in MODCON<3:0> (see Table 4-1). Modulo Addressing is enabled for X data space when XWM is set to any value other than '15' and the XMODEN bit is set at MODCON<15>.

The Y Address Space Pointer W register (YWM) to which Modulo Addressing is to be applied is stored in MODCON<7:4>. Modulo Addressing is enabled for Y data space when YWM is set to any value other than '15' and the YMODEN bit is set at MODCON<14>.

查姆dsPIMODULQIADDR供SS的G APPLICABILITY

Modulo Addressing can be applied to the Effective Address (EA) calculation associated with any W register. Address boundaries check for addresses equal to:

- The upper boundary addresses for incrementing buffers
- The lower boundary addresses for decrementing buffers

It is important to realize that the address boundaries check for addresses less than or greater than the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes can, therefore, jump beyond boundaries and still be adjusted correctly.

Note: The modulo corrected effective address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the effective address. When an address offset (such as [W7 + W2]) is used, Modulo Address correction is performed but the contents of the register remain unchanged.

4.5 Bit-Reversed Addressing

Bit-Reversed Addressing mode is intended to simplify data reordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which can be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

4.5.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing mode is enabled in any of these situations:

- BWM bits (W register selection) in the MODCON register are any value other than '15' (the stack cannot be accessed using Bit-Reversed Addressing)
- The BREN bit is set in the XBREV register
- The addressing mode used is Register Indirect with Pre-Increment or Post-Increment

If the length of a bit-reversed buffer is $M = 2^N$ bytes, the last 'N' bits of the data buffer start address must be zeros.

XB<14:0> is the Bit-Reversed Address modifier, or 'pivot point,' which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.

Note: All bit-reversed EA calculations assume word-sized data (LSb of every EA is always clear). The XB value is scaled accordingly to generate compatible (byte) addresses.

When enabled, Bit-Reversed Addressing is executed only for Register Indirect with Pre-Increment or Post-Increment Addressing and word-sized data writes. It does not function for any other addressing mode or for byte-sized data, and normal addresses are generated instead. When Bit-Reversed Addressing is active, the W Address Pointer is always added to the address modifier (XB), and the offset associated with the Register Indirect Addressing mode is ignored. In addition, as word-sized data is a requirement, the LSb of the EA is ignored (and always clear).

Note: Modulo Addressing and Bit-Reversed Addressing should not be enabled together. If an application attempts to do so, Bit-Reversed Addressing assumes priority when active for the X WAGU and X WAGU, Modulo Addressing is disabled. However, Modulo Addressing continues to function in the X RAGU.

If Bit-Reversed Addressing has already been enabled by setting the BREN (XBREV<15>) bit, a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the bit-reversed pointer.

查询FIGDRE3478132MC3(月ITERFYERSED ADDRESS EXAMPLE




TABLE 4-41: BIT-REVERSED ADDRESS SEQUENCE (16-ENTRY)

		Norma	al Addres	SS			Bit-Rev	ersed Ac	ldress
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	0	0	0	8
0	0	1	0	2	0	1	0	0	4
0	0	1	1	3	1	1	0	0	12
0	1	0	0	4	0	0	1	0	2
0	1	0	1	5	1	0	1	0	10
0	1	1	0	6	0	1	1	0	6
0	1	1	1	7	1	1	1	0	14
1	0	0	0	8	0	0	0	1	1
1	0	0	1	9	1	0	0	1	9
1	0	1	0	10	0	1	0	1	5
1	0	1	1	11	1	1	0	1	13
1	1	0	0	12	0	0	1	1	3
1	1	0	1	13	1	0	1	1	11
1	1	1	0	14	0	1	1	1	7
1	1	1	1	15	1	1	1	1	15

查阅dsHinterfac的g(Program and Data Memory Spaces

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 architecture uses a 24-bit-wide program space and a 16-bit-wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated periodically. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look-ups from a large table of static data. The application can only access the least significant word of the program word.

4.6.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 8-bit Program Space Visibility register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.


Table 4-42 and Figure 4-9 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, and D<15:0> refers to a data space word.

	Access		Progra	n Space A	Address	
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>
Instruction Access	User	0		PC<22:1>	•	0
(Code Execution)			0xx xxxx x	xxx xxx	x xxxx xxx0	
TBLRD/TBLWT	User	TB	LPAG<7:0>		Data EA<15:0>	
(Byte/Word Read/Write)		0	xxx xxxx	xxxx xx	xx xxxx xxxx	
	Configuration	TB	LPAG<7:0>		Data EA<15:0>	
		1xxx xxxx xxxx xxxx xxxx xxxx				
Program Space Visibility	User	0	PSVPAG<7	:0>	Data EA<14:	0>(1)
(Block Remap/Read)		0	XXXX XXXX	2	xxx xxxx xxxx	xxxx

TABLE 4-42: PROGRAM SPACE ADDRESS CONSTRUCTION

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.





查録dsPIOATA AQCESS 俱取 随PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit-wide word address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space that contains the least significant data word. TBLRDH and TBLWTH access the space that contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

- TBLRDL (Table Read Low):
 - In Word mode, this instruction maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).

- In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'.
- TBLRDH (Table Read High):
 - In Word mode, this instruction maps the entire upper word of a program address (P<23:16>) to a data address. The 'phantom' byte (D<15:8>), is always '0'.
 - In Byte mode, this instruction maps the upper or lower byte of the program word to D<7:0> of the data address, in the TBLRDL instruction. The data is always '0' when the upper 'phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in **Section 5.0 "Flash Program Memory"**.

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user application and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.




FIGURE 4-10: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

查询後第IC33 RFANING PATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access to stored constant data from the data space without the need to use special instructions (such as TBLRDL/H).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. By incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add a cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address 8000h and higher maps directly into a corresponding program memory address (see Figure 4-11), only the lower 16 bits of the

24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note:	PSV access is temporarily disabled during
	table reads/writes.

For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, and are executed inside a REPEAT loop, these instances require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop allows the instruction using PSV to access data, to execute in a single cycle.




FIGURE 4-11: PROGRAM SPACE VISIBILITY OPERATION

查句ESPIC33FJ32MC304供应商

查询5.9PIC无后ASHORROGRAM MEMORY

- Note 1: This data sheet summarizes the features dsPIC33FJ32MC302/304, of the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. То complement the information in this data sheet, refer to Section 5. "Flash Programming" (DS70191) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming[™] (ICSP[™]) programming capability
- Run-Time Self-Programming (RTSP)

ICSP allows a dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/ X04 device to be serially programmed while in the end application circuit. This is done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGECx/PGEDx), and three other lines for power (VDD), ground (Vss) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user application can write program memory data either in blocks or 'rows' of 64 instructions (192 bytes) at a time or a single program memory word, and erase program memory in blocks or 'pages' of 512 instructions (1536 bytes) at a time.


5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits <7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits <15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits <23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS



查询dsIRTSPFOpelation供应商

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user application to erase a page of memory, which consists of eight rows (512 instructions) at a time, and to program one row or one word at a time. Table 31-12 shows typical erase and programming times. The 8-row erase pages and single row write rows are edge-aligned from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers sequentially. The instruction words loaded must always be from a group of 64 boundary.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register. A total of 64 TBLWTL and TBLWTH instructions are required to load the instructions.

All of the table write operations are single-word writes (two instruction cycles) because only the buffers are written. A programming cycle is required for programming each row.

5.3 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.

The programming time depends on the FRC accuracy (see Table 31-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). Use the following formula to calculate the minimum and maximum values for the Row Write Time, Page Erase Time, and Word Write Cycle Time parameters (see Table 31-12).

EQUATION 5-1: PROGRAMMING TIME

$$\frac{T}{7.37 \text{ MHz} \times (FRC \text{ Accuracy})\% \times (FRC \text{ Tuning})\%}$$

For example, if the device is operating at +125°C, the FRC accuracy will be $\pm 5\%$. If the TUN<5:0> bits (see Register 9-4) are set to `bllllll, the Minimum Row Write Time is:

$$T_{RW} = \frac{11064 \text{ Cycles}}{7.37 \text{ MHz} \times (1 + 0.05) \times (1 - 0.00375)} = 1.435 \text{ ms}$$

and, the Maximum Row Write Time is:

$$T_{RW} = \frac{11064 \ Cycles}{7.37 \ MHz \times (1 - 0.05) \times (1 - 0.00375)} = 1.586 ms$$

Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

5.4 Control Registers

Two SFRs are used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY (Register 5-2) is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register. Refer to **Section 5.3 "Programming Operations"** for further details.

R/SO-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	U-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR	_	—	—	—	
bit 15							
	(4)			(4)	(4)	(4)	
U-0	R/W-0 ⁽¹⁾	U-0	U-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0
	ERASE				NVMOP	<3:0> ⁽²⁾	
bit 7							
Legend:		SO = Satiabl	e only bit				
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value at I	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	WR: Write Con				-		
		Flash memory hardware once		r erase operatio	on. The operation	on is self-timed	and the
				lete and inactive	9		
bit 14	WREN: Write E	-			-		
	1 = Enable Fla		ase operati	ons			
	0 = Inhibit Flas	sh program/era	se operatio	ons			
bit 13	WRERR: Write		0				
				ence attempt or	termination has	s occurred (bit i	s set
		ally on any set and or erase on	•	ne wire bit)	,		
bit 12-7	Unimplemente	-		inploted normally			
bit 6	ERASE: Erase						
	1 = Perform th	e erase operat	ion specifie	ed by NVMOP<3			
				ified by NVMOF	2<3:0> on the n	ext WR comma	ind
bit 5-4 bit 3-0	Unimplemente NVMOP<3:0>:			+c(2)			
DIL J-U	If ERASE = 1 :	NVW Operatio	III Select Di	15.7			
	1111 = Memor	y bulk erase op	peration				
	1110 = Reserv	ved					
	1101 = Erase						
	1100 = Erase \$	•	nt				
	0011 = No ope						
	0010 = Memor	y page erase c	peration				
	0001 = No ope						
	0000 = Erase a	a single Config	uration reg	ister dyte			
	If ERASE = 0:						
	1111 = No ope						
	1110 = Reserv 1101 = No ope						
	1100 = No ope						
	1011 = Reserv	/ed					
	0011 = Memo r		n operation	1			
	0010 = No ope		oporation				
	0001 = Memor	m a single Con		egister byte			

..... . ____

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

查询dsPIC33FJ32MC304供应商 **REGISTER 5-2: NVMKEY: NONVOLATILE MEMORY KEY REGISTER** U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 ____ ____ ____ ____ ___ ____ — _ bit 15 bit 8 W-0 W-0 W-0 W-0 W-0 W-0 W-0 W-0 NVMKEY<7:0> bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **NVMKEY<7:0>:** Key Register (write-only) bits

查询我们C33PROGRAMMING合LGORITHM FOR FLASH PROGRAM MEMORY

Programmers can program one row of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 5-1):
 - a) Set the NVMOP bits (NVMCON<3:0>) to '0010' to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
 - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
 - c) Write 0x55 to NVMKEY.
 - d) Write 0xAA to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-2).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 0x55 to NVMKEY.
 - c) Write 0xAA to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user application must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPs, as shown in Example 5-3.

EXAMPLE 5-1: ERASING A PROGRAM MEMORY PAGE

; Set up NVMCON for block erase operation	
MOV #0x4042, W0	;
MOV W0, NVMCON	; Initialize NVMCON
; Init pointer to row to be ERASED	
MOV #tblpage(PROG_ADDR), W0	;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #tbloffset(PROG_ADDR), W0	; Initialize in-page EA[15:0] pointer
TBLWTL WO, [WO]	; Set base address of erase block
DISI #5	; Block all interrupts with priority <7
	; for next 5 instructions
MOV #0x55, W0	
MOV W0, NVMKEY	; Write the 55 key
MOV #0xAA, W1	;
MOV W1, NVMKEY	; Write the AA key
BSET NVMCON, #WR	; Start the erase sequence
NOP	; Insert two NOPs after the erase
NOP	; command is asserted

TAMPLE 527 J32MCOADING THE WRITE BUFFERS

; Set up NVMCON for row programming open	; Set up NVMCON for row programming operations				
MOV #0x4001, W0	i				
MOV W0, NVMCON	; Initialize NVMCON				
; Set up a pointer to the first program	memory location to be written				
; program memory selected, and writes er	nabled				
MOV #0x0000, W0	;				
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR				
MOV #0x6000, W0	; An example program memory address				
; Perform the TBLWT instructions to writ	te the latches				
; 0th_program_word					
MOV #LOW_WORD_0, W2	;				
MOV #HIGH_BYTE_0, W3	;				
TBLWTL W2, [W0]	; Write PM low word into program latch				
TBLWTH W3, [W0++]	; Write PM high byte into program latch				
; 1st_program_word					
MOV #LOW_WORD_1, W2	;				
MOV #HIGH_BYTE_1, W3	;				
TBLWTL W2, [W0]	; Write PM low word into program latch				
TBLWTH W3, [W0++]	; Write PM high byte into program latch				
; 2nd_program_word					
MOV #LOW_WORD_2, W2	i				
MOV #HIGH_BYTE_2, W3	;				
TBLWTL W2, [W0]	; Write PM low word into program latch				
TBLWTH W3, [W0++]	; Write PM high byte into program latch				
•					
•					
•					
; 63rd_program_word					
MOV #LOW_WORD_31, W2	;				
MOV #HIGH_BYTE_31, W3					
TBLWTL W2, [W0]	; Write PM low word into program latch				
TBLWTH W3, [W0++]	; Write PM high byte into program latch				

EXAMPLE 5-3: INITIATING A PROGRAMMING SEQUENCE

; Block all interrupts with priority <7 ; for next 5 instructions
; Write the 55 key
i
; Write the AA key
; Start the erase sequence
; Insert two NOPs after the
; erase command is asserted

查询610PIC3RESETS304供应商

- Note 1: This data sheet summarizes the features dsPIC33FJ32MC302/304. of the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 8. "Reset" (DS70192) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Reset module combines all reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDTO: Watchdog Timer Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset

FIGURE	6 1.	
FIGURE	0-1.	

: RESET SYSTEM BLOCK DIAGRAM

- · IOPUWR: Illegal Condition Device Reset
 - Illegal Opcode Reset
 - Uninitialized W Register Reset
 - Security Reset

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of reset will make the SYSRST signal active. On system Reset, some of the registers associated with the CPU and peripherals are forced to a known Reset state and some are unaffected.


Note: Refer to the specific peripheral section or Section 3.0 "CPU" in this data sheet for register Reset states.

All types of device Reset sets a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1).

A POR clears all the bits, except for the POR bit (RCON<0>), that are set. The user application can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset is meaningful.



R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
TRAPR	IOPUWR	—	_	—	—	СМ	VREGS
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable I	oit	U = Unimplem	nented bit, read	as '0'	
-n = Value at l	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unki	nown
bit 15	TRAPR: Tran	Reset Flag bit					
511 15		onflict Reset has					
		onflict Reset ha		d			
bit 14	IOPUWR: Ille	gal Opcode or	Uninitialized \	N Access Rese	t Flag bit		
	•	al opcode detec		al address mo	de or uninitiali	zed W registe	er used as a
		Pointer caused I opcode or unir		eset has not or	curred		
bit 13-10	-	ited: Read as 'c			curreu		
bit 9	-	ation Mismatch					
	•	ration mismatch	•	occurred			
	0 = A configuration mismatch Reset has NOT occurred						
bit 8		age Regulator S					
		egulator is active egulator goes in			ер		
bit 7		nal Reset (MCL	,				
		Clear (pin) Res					
bit 6	 a A Master Clear (pin) Reset has not occurred SWR: Software Reset (Instruction) Flag bit 						
		instruction has	, 0				
		instruction has					
bit 5	SWDTEN: So	oftware Enable/	Disable of WI	DT bit ⁽²⁾			
	1 = WDT is e						
	0 = WDT is di						
bit 4		hdog Timer Tim	•	t			
		e-out has occuri e-out has not oc					
bit 3		e-up from Sleep					
		as been in Slee	•				
	0 = Device ha	as not been in S	leep mode				
bit 2	IDLE: Wake-u	up from Idle Fla	g bit				
	 1 = Device was in Idle mode 0 = Device was not in Idle mode 						

查询dsPIC33FJ32MC304供应商 REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾

2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

查询**REGISTER** 的 2MC3(RCONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 1
 BOR: Brown-out Reset Flag bit

 1 = A Brown-out Reset has occurred

 0 = A Brown-out Reset has not occurred

 bit 0
 POR: Power-on Reset Flag bit

 1 = A Power-on Reset has occurred
 - 0 = A Power-on Reset has not occurred
 - **Note 1:** All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

查询dsHSystem Reset 94供应商

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 family of devices have two types of Reset:

- Cold Reset
- Warm Reset

A cold Reset is the result of a Power-on Reset (POR) or a Brown-out Reset (BOR). On a cold Reset, the FNOSC configuration bits in the FOSC device configuration register selects the device clock source.

A warm Reset is the result of all other reset sources, including the RESET instruction. On warm Reset, the device will continue to operate from the current clock source as indicated by the Current Oscillator Selection (COSC<2:0>) bits in the Oscillator Control (OSCCON<14:12>) register.

The device is kept in a Reset state until the system power supplies have stabilized at appropriate levels and the oscillator clock is ready. The sequence in which this occurs is detailed below and is shown in Figure 6-2.

1. **POR Reset:** A POR circuit holds the device in Reset when the power supply is turned on. The POR circuit is active until VDD crosses the VPOR threshold and the delay TPOR has elapsed.

- 2. **BOR Reset:** The on-chip voltage regulator has a BOR circuit that keeps the device in Reset until VDD crosses the VBOR threshold and the delay TBOR has elapsed. The delay TBOR ensures that the voltage regulator output becomes stable.
- 3. **PWRT Timer:** The programmable power-up timer continues to hold the processor in Reset for a specific period of time (TPWRT) after a BOR. The delay TPWRT ensures that the system power supplies have stabilized at the appropriate level for full-speed operation. After the delay TPWRT has elapsed, the SYSRST becomes inactive, which in turn enables the selected oscillator to start generating clock cycles.
- Oscillator Delay: The total delay for the clock to be ready for various clock source selections is given in Table 6-1. Refer to Section 9.0 "Oscillator Configuration" for more information.
- When the oscillator clock is ready, the processor begins execution from location 0x000000. The user application programs a GOTO instruction at the reset address, which redirects program execution to the appropriate start-up routine.
- The Fail-Safe Clock Monitor (FSCM), if enabled, begins to monitor the system clock when the system clock is ready and the delay TFSCM elapsed.

Oscillator Mode	Oscillator Startup Delay	Oscillator Startup Timer	PLL Lock Time	Total Delay
FRC, FRCDIV16, FRCDIVN	Toscd	—	—	Toscd
FRCPLL	Toscd	—	TLOCK	TOSCD + TLOCK
XT	Toscd	Tost	—	TOSCD + TOST
HS	Toscd	Tost	—	TOSCD + TOST
EC	—	—	—	—
XTPLL	Toscd	Тоѕт	TLOCK	Toscd + Tost + TLOCK
HSPLL	Toscd	Тоѕт	TLOCK	Toscd + Tost + TLOCK
ECPLL	—	—	TLOCK	TLOCK
Sosc	Toscd	Tost	_	TOSCD + TOST
LPRC	Toscd	_	_	Toscd


TABLE 6-1:OSCILLATOR DELAY

Note 1: ToscD = Oscillator Start-up Delay (1.1 μs max for FRC, 70 μs max for LPRC). Crystal Oscillator start-up times vary with crystal characteristics, load capacitance, etc.

2: TOST = Oscillator Start-up Timer Delay (1024 oscillator clock period). For example, TOST = 102.4 μs for a 10 MHz crystal and TOST = 32 ms for a 32 kHz crystal.

3: TLOCK = PLL lock time (1.5 ms nominal), if PLL is enabled.

查询行GURE \$F2:32MC3(\$Y\$下下下RESET TIMING



Symbol	Parameter	Value
VPOR	POR threshold	1.8V nominal
TPOR	POR extension time	30 μs maximum
VBOR	BOR threshold	2.5V nominal
TBOR	BOR extension time	100 μs maximum
TPWRT	Programmable power-up time delay	0-128 ms nominal
TFSCM	Fail-Safe Clock Monitor Delay	900 μs maximum

TABLE BL2:33F DSOULLA HORDELAY

Note: When the device exits the Reset condition (begins normal operation), the device operating parameters (voltage, frequency, temperature, etc.) must be within their operating ranges, otherwise the device may not function correctly. The user application must ensure that the delay between the time power is first applied, and the time SYSRST becomes inactive, is long enough to get operating parameters all within specification.

6.2 Power-on Reset (POR)

A Power-on Reset (POR) circuit ensures the device is reset from power-on. The POR circuit is active until VDD crosses the VPOR threshold and the delay TPOR has elapsed. The delay TPOR ensures the internal device bias circuits become stable.

The device supply voltage characteristics must meet the specified starting voltage and rise rate requirements to generate the POR. Refer to **Section 31.0 "Electrical Characteristics"** for details.

The POR status (POR) bit in the Reset Control (RCON<0>) register is set to indicate the Power-on Reset.

6.2.1 Brown-out Reset (BOR) and Power-up timer (PWRT)


The on-chip regulator has a Brown-out Reset (BOR) circuit that resets the device when the VDD is too low (VDD < VBOR) for proper device operation. The BOR circuit keeps the device in Reset until VDD crosses VBOR threshold and the delay TBOR has elapsed. The delay TBOR ensures the voltage regulator output becomes stable.

The BOR status (BOR) bit in the Reset Control (RCON<1>) register is set to indicate the Brown-out Reset.

The device will not run at full speed after a BOR as the VDD should rise to acceptable levels for full-speed operation. The PWRT provides power-up time delay (TPWRT) to ensure that the system power supplies have stabilized at the appropriate levels for full-speed operation before the SYSRST is released.

The power-up timer delay (TPWRT) is programmed by the Power-on Reset Timer Value Select (FPWRT<2:0>) bits in the POR Configuration (FPOR<2:0>) register, which provides eight settings (from 0 ms to 128 ms). Refer to **Section 28.0 "Special Features"** for further details.

Figure 6-3 shows the typical brown-out scenarios. The reset delay (TBOR + TPWRT) is initiated each time VDD rises above the VBOR trip point



查询Figure fr3:32MC3(BROWNEOUT SITUATIONS

6.3 External Reset (EXTR)

The external Reset is generated by driving the MCLR pin low. The MCLR pin is a Schmitt trigger input with an additional glitch filter. Reset pulses that are longer than the minimum pulse width will generate a Reset. Refer to **Section 31.0 "Electrical Characteristics"** for minimum pulse width specifications. The External Reset (MCLR) Pin (EXTR) bit in the Reset Control (RCON) register is set to indicate the MCLR Reset.

6.3.0.1 EXTERNAL SUPERVISORY CIRCUIT

Many systems have external supervisory circuits that generate reset signals to Reset multiple devices in the system. This external Reset signal can be directly connected to the MCLR pin to Reset the device when the rest of system is Reset.

6.3.0.2 INTERNAL SUPERVISORY CIRCUIT

When using the internal power supervisory circuit to Reset the device, the external reset pin (MCLR) should be tied directly or resistively to VDD. In this case, the MCLR pin will not be used to generate a Reset. The external reset pin (MCLR) does not have an internal pull-up and must not be left unconnected.

6.4 Software RESET Instruction (SWR)

Whenever the RESET instruction is executed, the device will assert SYSRST, placing the device in a special Reset state. This Reset state will not reinitialize the clock. The clock source in effect prior to the RESET instruction will remain. SYSRST is released at the next instruction cycle, and the reset vector fetch will commence. The Software Reset (Instruction) Flag (SWR) bit in the Reset Control (RCON<6>) register is set to indicate the software Reset.

6.5 Watchdog Time-out Reset (WDTO)

Whenever a Watchdog time-out occurs, the device will asynchronously assert SYSRST. The clock source will remain unchanged. A WDT time-out during Sleep or Idle mode will wake-up the processor, but will not reset the processor.

The Watchdog Timer Time-out Flag (WDTO) bit in the Reset Control (RCON<4>) register is set to indicate the Watchdog Reset. Refer to **Section 28.4 "Watchdog Timer (WDT)**" for more information on Watchdog Reset.

6.6 Trap Conflict Reset

If a lower-priority hard trap occurs while a higher-priority trap is being processed, a hard trap conflict Reset occurs. The hard traps include exceptions of priority level 13 through level 15, inclusive. The address error (level 13) and oscillator error (level 14) traps fall into this category.

The Trap Reset Flag (TRAPR) bit in the Reset Control (RCON<15>) register is set to indicate the Trap Conflict Reset. Refer to **Section 7.0 "Interrupt Controller"** for more information on trap conflict Resets.

查询ds HC on figuration M 其 match Reset

To maintain the integrity of the peripheral pin select control registers, they are constantly monitored with shadow registers in hardware. If an unexpected change in any of the registers occur (such as cell disturbances caused by ESD or other external events), a configuration mismatch Reset occurs.

The Configuration Mismatch Flag (CM) bit in the Reset Control (RCON<9>) register is set to indicate the configuration mismatch Reset. Refer to **Section 11.0 "I/O Ports"** for more information on the configuration mismatch Reset.

Note: The configuration mismatch feature and associated reset flag is not available on all devices.

6.8 Illegal Condition Device Reset

An illegal condition device Reset occurs due to the following sources:

- Illegal Opcode Reset
- Uninitialized W Register Reset
- Security Reset

The Illegal Opcode or Uninitialized W Access Reset Flag (IOPUWR) bit in the Reset Control (RCON<14>) register is set to indicate the illegal condition device Reset.

6.8.0.1 ILLEGAL OPCODE RESET

A device Reset is generated if the device attempts to execute an illegal opcode value that is fetched from program memory.

The illegal opcode Reset function can prevent the device from executing program memory sections that are used to store constant data. To take advantage of the illegal opcode Reset, use only the lower 16 bits of

each program memory section to store the data values. The upper 8 bits should be programmed with 3Fh, which is an illegal opcode value.

6.8.0.2 UNINITIALIZED W REGISTER RESET

Any attempts to use the uninitialized W register as an address pointer will Reset the device. The W register array (with the exception of W15) is cleared during all resets and is considered uninitialized until written to.

6.8.0.3 SECURITY RESET

If a Program Flow Change (PFC) or Vector Flow Change (VFC) targets a restricted location in a protected segment (Boot and Secure Segment), that operation will cause a security Reset.

The PFC occurs when the Program Counter is reloaded as a result of a Call, Jump, Computed Jump, Return, Return from Subroutine, or other form of branch instruction.

The VFC occurs when the Program Counter is reloaded with an Interrupt or Trap vector.

Refer to Section 28.8 "Code Protection and CodeGuard Security" for more information on Security Reset.

6.9 Using the RCON Status Bits

The user application can read the Reset Control (RCON) register after any device Reset to determine the cause of the reset.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.

Table 6-3 provides a summary of the reset flag bit operation.

Flag Bit	Set by:	Cleared by:
TRAPR (RCON<15>)	Trap conflict event	POR,BOR
IOPWR (RCON<14>)	Illegal opcode or uninitialized W register access or Security Reset	POR,BOR
CM (RCON<9>)	Configuration Mismatch	POR,BOR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET instruction	POR,BOR
WDTO (RCON<4>)	WDT time-out	PWRSAV instruction, CLRWDT instruction, POR,BOR
SLEEP (RCON<3>)	PWRSAV #SLEEP instruction	POR,BOR
IDLE (RCON<2>)	PWRSAV #IDLE instruction	POR,BOR
BOR (RCON<1>)	POR, BOR	—
POR (RCON<0>)	POR	—

TABLE 6-3: RESET FLAG BIT OPERATION

Note: All Reset flag bits can be set or cleared by user software.

查询70.9PIC3NTERRUPTCONTROLLER

- Note 1: This data sheet summarizes the features dsPIC33FJ32MC302/304, of the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 32. Interrupts (Part III)" (DS70214) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 CPU.

The interrupt controller has the following features:

- Up to eight processor exceptions and software traps
- Eight user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The Interrupt Vector Table (IVT), shown in Figure 7-1, resides in program memory, starting at location 000004h. The IVT contains 126 vectors consisting of eight nonmaskable trap vectors plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with vector 0 takes priority over interrupts at any other vector address.

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices implement up to 53 unique interrupts and five nonmaskable traps. These are summarized in Table 7-1.

7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 device clears its registers in response to a Reset, which forces the PC to zero. The digital signal controller then begins program execution at location 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

查阅课程7613FJ32103FJ32103FJ28MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/ X04 INTERRUPT VECTOR TABLE

	Reset – GOTO Instruction	0x000000	
	Reset – GOTO Address	0x000002	
	Reserved	0x000004	
	Oscillator Fail Trap Vector		
	Address Error Trap Vector		
	Stack Error Trap Vector		
	Math Error Trap Vector		
	DMA Error Trap Vector		
	Reserved		
	Reserved]	
	Interrupt Vector 0	0x000014	
	Interrupt Vector 1		
	~		
	~		
	~		
	Interrupt Vector 52	0x00007C	Interrupt Vector Table (IVT) ⁽¹⁾
	Interrupt Vector 53	0x00007E	
nity	Interrupt Vector 54	0x000080	
Dric	~		
er F	~	-	
Drde	~		
Decreasing Natural Order Priority	Interrupt Vector 116	0x0000FC	
nra	Interrupt Vector 117	0x0000FE	
Nat	Reserved	0x000100	
l D	Reserved	0x000102	
asir	Reserved	-	
ueo a	Oscillator Fail Trap Vector	-	
Dec	Address Error Trap Vector	-	
	Stack Error Trap Vector	-	
	Math Error Trap Vector DMA Error Trap Vector	-	
	Reserved		
	Reserved		
	Interrupt Vector 0	0x000114	
	Interrupt Vector 1	0,000114	
	~		
	~		
	~		Alternate Interrupt Vector Table (AIVT) ⁽¹⁾
	Interrupt Vector 52	0x00017C	
	Interrupt Vector 53	0x00017E	
	Interrupt Vector 54	0x000180	
	~		
	~		
	~		
	Interrupt Vector 116]	
Ļ	Interrupt Vector 117	0x0001FE	
V	Start of Code	0x000200	
Note 1: Se	e Table 7-1 for the list of impleme	ented interrupt v	ectors.

查询本的LE33FJ32MATEREDE商VECTORS

Vector Number	IVT Address	AIVT Address	Interrupt Source
0	0x000004	0x000104	Reserved
1	0x000006	0x000106	Oscillator Failure
2	0x000008	0x000108	Address Error
3	0x00000A	0x00010A	Stack Error
4	0x00000C	0x00010C	Math Error
5	0x00000E	0x00010E	DMA Error
6	0x000010	0x000110	Reserved
7	0x000012	0x000112	Reserved
8	0x000014	0x000114	INT0 – External Interrupt 0
9	0x000016	0x000116	IC1 – Input Compare 1
10	0x000018	0x000118	OC1 – Output Compare 1
11	0x00001A	0x00011A	T1 – Timer1
12	0x00001C	0x00011C	DMA0 – DMA Channel 0
13	0x00001E	0x00011E	IC2 – Input Capture 2
14	0x000020	0x000120	OC2 – Output Compare 2
15	0x000022	0x000122	T2 – Timer2
16	0x000024	0x000124	T3 – Timer3
17	0x000026	0x000126	SPI1E – SPI1 Error
18	0x000028	0x000128	SPI1 – SPI1 Transfer Done
19	0x00002A	0x00012A	U1RX – UART1 Receiver
20	0x00002C	0x00012C	U1TX – UART1 Transmitter
21	0x00002E	0x00012E	ADC1 – ADC 1
22	0x000030	0x000130	DMA1 – DMA Channel 1
23	0x000032	0x000132	Reserved
24	0x000034	0x000134	SI2C1 – I2C1 Slave Events
25	0x000036	0x000136	MI2C1 – I2C1 Master Events
26	0x000038	0x000138	CM – Comparator Interrupt
27	0x00003A	0x00013A	Change Notification Interrupt
28	0x00003C	0x00013C	INT1 – External Interrupt 1
29	0x00003E	0x00013E	Reserved
30	0x000040	0x000140	IC7 – Input Capture 7
31	0x000042	0x000142	IC8 – Input Capture 8
32	0x000044	0x000144	DMA2 – DMA Channel 2
33	0x000046	0x000146	OC3 – Output Compare 3
34	0x000048	0x000148	OC4 – Output Compare 4
35	0x00004A	0x00014A	T4 – Timer4
36	0x00004C	0x00014C	T5 – Timer5
37	0x00004E	0x00014E	INT2 – External Interrupt 2
38	0x000050	0x000150	U2RX – UART2 Receiver
39	0x000052	0x000152	U2TX – UART2 Transmitter
40	0x000054	0x000154	SPI2E – SPI2 Error
41	0x000056	0x000156	SPI2 – SPI2 Transfer Done
42	0x000058	0x000158	C1RX – ECAN1 RX Data Ready
43	0x00005A	0x00015A	C1 – ECAN1 Event
44	0x00005C	0x00015C	DMA3 – DMA Channel 3
45	0x00005E	0x00015E	Reserved
46	0x000060	0x000160	Reserved

© 2009 Microchip Technology Inc.

Vector Number	IVT Address	Interrupt Source	
47	0x000062	0x000162	Reserved
48	0x000064	0x000164	Reserved
49	0x000066	0x000166	Reserved
50	0x000068	0x000168	Reserved
51	0x00006A	0x00016A	Reserved
52	0x00006C	0x00016C	Reserved
53	0x00006E	0x00016E	PMP – Parallel Master Port
54	0x000070	0x000170	DMA – DMA Channel 4
55	0x000072	0x000172	Reserved
56	0x000074	0x000174	Reserved
57	0x000076	0x000176	Reserved
58	0x000078	0x000178	Reserved
59	0x00007A	0x00017A	Reserved
60	0x00007C	0x00017C	Reserved
61	0x00007E	0x00017E	Reserved
62	0x000080	0x000180	Reserved
63	0x000082	0x000182	Reserved
64	0x000084	0x000184	Reserved
65	0x000086	0x000186	PWM1 – PWM1 Period Match
66	0x000088	0x000188	QEI1 – Position Counter Compare
67	0x00008A	0x00018A	Reserved
68	0x00008C	0x00018C	Reserved
69	0x00008E	0x00018E	DMA5 – DMA Channel 5
70	0x000090	0x000190	RTCC – Real Time Clock
71	0x000092	0x000192	FLTA1 – PWM1 Fault A
72	0x000094	0x000194	Reserved
73	0x000096	0x000196	U1E – UART1 Error
74	0x000098	0x000198	U2E – UART2 Error
75	0x00009A	0x00019A	CRC – CRC Generator Interrupt
76	0x00009C	0x00019C	DMA6 – DMA Channel 6
77	0x00009E	0x00019E	DMA7 – DMA Channel 7
78	0x0000A0	0x0001A0	C1TX – ECAN1 TX Data Request
79	0x0000A2	0x0001A2	Reserved
80	0x0000A4	0x0001A4	Reserved
81	0x0000A6	0x0001A6	PWM2 – PWM2 Period Match
82	0x0000A8	0x0001A8	FLTA2 – PWM2 Fault A
83	0x0000AA	0x0001AA	QEI2 – Position Counter Compare
84	0x0000AC	0x0001AC	Reserved
85	0x0000AE	0x0001AE	Reserved
86	0x0000B0	0x0001B0	DAC1R – DAC1 Right Data Request
87	0x0000B2	0x0001B2	DAC1L – DAC1 Left Data Request
88-126	0x0000B4-0x0000FE	0x0001B4-0x0001FE	Reserved

TORS (CONTINUED)

查询**7**d3PIC10terrupt3Controland Status Registers

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices implement a total of 30 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFSx
- IECx
- IPCx
- INTTREG

7.3.1 INTCON1 AND INTCON2

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table (AIVT).

7.3.2 IFSx

The IFS registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal and is cleared via software.

7.3.3 IECx

The IEC registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

7.3.4 IPCx

The IPC registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

7.3.5 INTTREG

The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into vector number (VECNUM<6:0>) and Interrupt level (ILR<3:0>) bit fields in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having vector number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0>, and the INT0IP bits in the first position of IPC0 (IPC0<2:0>).

7.3.6 STATUS/CONTROL REGISTERS

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality.

- The CPU STATUS register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU interrupt priority level. The user software can change the current CPU priority level by writing to the IPL bits.
- The CORCON register contains the IPL3 bit which, together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-1 through Register 7-32 in the following pages.

R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0	
OA	OB	SA	SB	OAB	SAB	DA	DC	
bit 15							bit	
R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0	
IPL2 ⁽²⁾	IPL1 ⁽²⁾	IPL0 ⁽²⁾	RA	Ν	OV	Z	С	
bit 7	•					•	bit	
Legend:								
C = Clear only bit R = R		R = Readable	R = Readable bit		U = Unimplemented bit, read as '0'			
S = Set only bit W = Writable bit		-n = Value at POR						
'1' = Bit is set '0' = Bit is cleared		x = Bit is unknown						

TUS REGISTER 321: J32188.900 PUTSTATUS REGISTER(1)

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ⁽²⁾

111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled

- 110 = CPU Interrupt Priority Level is 6 (14)
- 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12)
- 100 = CPU interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11)
- 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10)
- 0.00 = CPU Interrupt Priority Level is 2 (10) 0.01 = CPU Interrupt Priority Level is 1 (9)
- 000 = CPU Interrupt Priority Level is 0 (8)

Note 1: For complete register details, see Register 3-1: "SR: CPU STATUS Register".

- 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
- 3: The IPL<2:0> Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0
_	—	_	US	EDT		DL<2:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	PSV	RND	IF

REGISTER 7-2: CORCON: CORE CONTROL REGISTER⁽¹⁾

SAIA	SAID	SALDW	ACCOAT	IPL3-	P3V	RND	IF
bit 7							bit 0
Legend:		C = Clear only	y bit				
R = Readable bi	it	W = Writable	hit	₋n = Value at	POR	'1' = Rit is set	

Legena:	C = Clear only bit			
R = Readable bit	W = Writable bit	-n = Value at POR	'1' = Bit is set	
0' = Bit is cleared	'x = Bit is unknown	U = Unimplemented bit,	read as '0'	

bit 3 IPL3: CPU Interrupt Priority Level Status bit 3⁽²⁾

1 = CPU interrupt priority level is greater than 7

0 = CPU interrupt priority level is 7 or less

Note 1: For complete register details, see Register 3-2: "CORCON: CORE Control Register".

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

查询REGISTER 733MC30M作应商: INTERRUPT CONTROL REGISTER 1
--

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE			
oit 15							bit			
D 444 A	5444.0	D 444 0	D 444 0	D 444 0	D 444 0	D 444 0				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0			
SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL				
bit 7							bit			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimplem	ented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown				
bit 15	NSTDIS: Inte	errupt Nesting D	isable bit							
		nesting is disab								
	•	nesting is enab								
bit 14		cumulator A O		-						
		p was caused by overflow of Accumulator A p was not caused by overflow of Accumulator A								
bit 13	•	-								
	 OVBERR: Accumulator B Overflow Trap Flag bit 1 = Trap was caused by overflow of Accumulator B 									
		not caused by								
bit 12	COVAERR: Accumulator A Catastrophic Overflow Trap Flag bit									
	1 = Trap was caused by catastrophic overflow of Accumulator A									
	0 = Trap was	not caused by	catastrophic o	overflow of Accu	umulator A					
bit 11	COVBERR: Accumulator B Catastrophic Overflow Trap Flag bit									
	•	•		flow of Accumu						
bit 10	 0 = Trap was not caused by catastrophic overflow of Accumulator B OVATE: Accumulator A Overflow Trap Enable bit 									
		flow of Accum								
	0 = Trap disa									
bit 9	OVBTE: Acc	umulator B Ove	erflow Trap En	able bit						
		rflow of Accumu	-							
	0 = Trap disa									
bit 8		astrophic Overf								
		rap on catastrophic overflow of Accumulator A or B enabled								
bit 7	0 = Trap disa	Shift Accumula	tor Error Stat	ua hit						
	-			alid accumulator	chift					
				invalid accumul						
bit 6		rithmetic Error S	-							
	1 = Math erro	or trap was caus	sed by a divide	e by zero						
	0 = Math erro	or trap was not	caused by a d	ivide by zero						
bit 5		DMA Controller								
		troller error trap troller error trap								
bit 4		Arithmetic Error		ineu						
UIL 4		or trap has occu								
		or trap has occc								

建的 TER 333: J32MNTCON TERRUPT CONTROL REGISTER 1 (CONTINUED)

bit 3	ADDRERR: Address Error Trap Status bit
	1 = Address error trap has occurred0 = Address error trap has not occurred
bit 2	STKERR: Stack Error Trap Status bit
	1 = Stack error trap has occurred
	0 = Stack error trap has not occurred
bit 1	OSCFAIL: Oscillator Failure Trap Status bit
	1 = Oscillator failure trap has occurred0 = Oscillator failure trap has not occurred
bit 0	Unimplemented: Read as '0'

查询REGISTER 34MC30NHCON2: INTERRUPT CONTROL REGISTER 2

R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
ALTIVT	DISI	_	_	_	—		
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
		_	—	—	INT2EP	INT1EP	INT0EP
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable	bit	U = Unimplemented bit, rea		d as '0'	
-n = Value at POR '1' = Bit is		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown	
bit 15	ALTIVT: Enable Alternate Interrupt Vector Table bit						
	1 = Use alternate vector table						
bit 14	0 = Use standard (default) vector table DISI: DISI Instruction Status bit						
DIL 14	1 = DISI instruction is active						
	0 = DISI instruction is not active						
bit 13-3	Unimplemer	ted: Read as 'o)'				
bit 2	INT2EP: Exte	ernal Interrupt 2	Edge Detect	Polarity Selec	t bit		
	1 = Interrupt on negative edge						
	0 = Interrupt on positive edge						
bit 1	INT1EP: External Interrupt 1 Edge Detect Polarity Select bit						
	 I = Interrupt on negative edge Interrupt on positive edge 						
L # 0	•	1 0			4 1. 14		
bit 0		ernal Interrupt 0	•	Polarity Selec	τοπ		
		on negative edg on positive edge					
		an peerane oug	-				

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF
oit 15	·					·	bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INT0IF
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	e bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is se	et	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	Unimplome	ented: Read as	· ^ '				
	-			omplata Intern	unt Flog Statu	a hit	
bit 14	1 = Interrup	MA Channel 1 [t request has of t request has no	ccurred	ompiele interr	upi Flag Statu	S DIL	
bit 13	•	C1 Conversion		rupt Flag Statu	s bit		
		t request has o t request has no					
bit 12	U1TXIF: UA	ART1 Transmitte	er Interrupt Flag	g Status bit			
	•	t request has o t request has n					
bit 11	U1RXIF: UART1 Receiver Interrupt Flag Status bit						
		t request has or t request has no					
bit 10	SPI1IF: SPI	1 Event Interru	pt Flag Status b	bit			
		t request has of t request has no					
bit 9	SPI1EIF: SI	PI1 Error Interru	pt Flag Status	bit			
		t request has of t request has no					
bit 8	T3IF: Timer	3 Interrupt Flag	Status bit				
		t request has o t request has n					
bit 7	T2IF: Timer	2 Interrupt Flag	Status bit				
	1 = Interrup	t request has o	ccurred				
	0 = Interrup	t request has n	ot occurred				
bit 6		put Compare C		upt Flag Status	s bit		
		t request has o t request has n					
bit 5	IC2IF: Input	Capture Chan	nel 2 Interrupt F	-lag Status bit			
		t request has o					
	•	t request has n					
bit 4		MA Channel 0 [complete Interr	upt Flag Statu	s bit	
		t request has or t request has no					
bit 3	-	1 Interrupt Flag					
		t request has o					
		t request has n					

在这的TER325.J32MF304体在RRUPT FLAG STATUS REGISTER 0

查询REGISTER 735MC30年80 动居ERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

bit 2	OC1IF: Output Compare Channel 1 Interrupt Flag Status bit
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 1	IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 0	INT0IF: External Interrupt 0 Flag Status bit
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF			
bit 15							bit			
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IC8IF	IC7IF	_	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF			
bit 7				.			bit			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clea		x = Bit is unkr	nown			
	-		-				-			
bit 15	U2TXIF: UA	RT2 Transmitte	r Interrupt Flac	Status bit						
		request has oc								
		request has no								
bit 14	U2RXIF: UA	RT2 Receiver I	nterrupt Flag S	tatus bit						
		1 = Interrupt request has occurred								
		request has no								
bit 13		ernal Interrupt 2	•	t						
	1 = Interrupt request has occurred									
L:1 1 0	0 = Interrupt request has not occurred									
bit 12	T5IF: Timer5 Interrupt Flag Status bit									
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
bit 11	T4IF: Timer4 Interrupt Flag Status bit									
	1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 10	OC4IF: Output Compare Channel 4 Interrupt Flag Status bit									
		1 = Interrupt request has occurred								
	•	0 = Interrupt request has not occurred								
bit 9	OC3IF: Output Compare Channel 3 Interrupt Flag Status bit									
	1 = Interrupt request has occurred									
bit 8	0 = Interrupt request has not occurred									
DILO	DMA2IF: DMA Channel 2 Data Transfer Complete Interrupt Flag Status bit									
	 Interrupt request has occurred Interrupt request has not occurred 									
bit 7	IC8IF: Input Capture Channel 8 Interrupt Flag Status bit									
	1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 6	IC7IF: Input Capture Channel 7 Interrupt Flag Status bit									
	1 = Interrupt request has occurred									
	-	request has no								
bit 5	-	nted: Read as								
bit 4		ernal Interrupt 1	-	t						
		request has or								
	0 = Interrupt request has not occurred									
hit 3	CNIE: Input	Change Notifie	ation Interrupt I	-lan Status hit						
bit 3	-	Change Notification request has or		-lag Status bit						

在这场TER326;J32MF894体在RRUPT FLAG STATUS REGISTER 1

查询REGISTER 了 20MC 30 F St 拉斯居ERRUPT FLAG STATUS REGISTER 1 (CONTINUED)

bit 2	CMIF: Comparator Interrupt Flag Status bit
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 1	MI2C1IF: I2C1 Master Events Interrupt Flag Status bit
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 0	SI2C1IF: I2C1 Slave Events Interrupt Flag Status bit
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred

	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
_	DMA4IF	PMPIF		_	_	_	_		
bit 15							bit		
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	_	—	DMA3IF	C1IF ⁽¹⁾	C1RXIF ⁽¹⁾	SPI2IF	SPI2EIF		
bit 7							bit		
Legend: R = Readab	lo hit	W = Writable	hit	II – Unimplor	monted hit read	aa 'O'			
-n = Value a		'1' = Bit is se		0 = Onimpler	nented bit, read				
-n = value a	IL POR	I = BILIS SE		0 = Bit is cle	ared	x = Bit is unkr	IOWN		
bit 15	Unimplemen	ted: Read as	0'						
bit 14	-			omolete Interr	unt Flag Status I	nit			
	DMA4IF: DMA Channel 4 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred								
	0 = Interrupt request has not occurred								
bit 13	PMPIF: Parallel Master Port Interrupt Flag Status bit								
	1 = Interrupt request has occurred								
	0 = Interrupt r	equest has no	t occurred						
bit 12-5	Unimplemented: Read as '0'								
bit 4	DMA3IF: DMA Channel 3 Data Transfer Complete Interrupt Flag Status bit								
bit 4	DMA3IF: DM	A Channel 3 D	ata Transfer C	ompiete inten	apt i lug olalao i				
bit 4	1 = Interrupt r	equest has oc	curred		upt hug clatuo i				
bit 4	1 = Interrupt r 0 = Interrupt r	equest has oc equest has no	curred t occurred	·					
bit 4 bit 3	1 = Interrupt r 0 = Interrupt r C1IF: ECAN1	equest has oc equest has no Event Interru	curred it occurred pt Flag Status I	·					
	1 = Interrupt r 0 = Interrupt r C1IF: ECAN1 1 = Interrupt r	equest has oc equest has no Event Interru equest has oc	curred it occurred ot Flag Status I curred	·					
bit 3	1 = Interrupt r 0 = Interrupt r C1IF: ECAN1 1 = Interrupt r 0 = Interrupt r	equest has oc equest has no Event Interru equest has oc equest has no	curred t occurred ot Flag Status I curred t occurred	bit ⁽¹⁾					
	1 = Interrupt r 0 = Interrupt r C1IF: ECAN1 1 = Interrupt r 0 = Interrupt r C1RXIF: ECA	equest has or equest has no Event Interru equest has or equest has no N1 Receive D	curred t occurred ot Flag Status I curred t occurred lata Ready Inte	bit ⁽¹⁾					
bit 3	1 = Interrupt r 0 = Interrupt r C1IF: ECAN1 1 = Interrupt r 0 = Interrupt r C1RXIF: ECA 1 = Interrupt r	equest has or equest has no Event Interru equest has or equest has no N1 Receive E equest has or	curred t occurred ot Flag Status I curred t occurred lata Ready Inte curred	bit ⁽¹⁾					
bit 3 bit 2	1 = Interrupt r 0 = Interrupt r C1IF: ECAN1 1 = Interrupt r 0 = Interrupt r C1RXIF: ECA 1 = Interrupt r 0 = Interrupt r	equest has or equest has no Event Interru equest has or equest has no N1 Receive E equest has or equest has no	curred t occurred ot Flag Status I curred t occurred vata Ready Inte curred t occurred	pit ⁽¹⁾ errupt Flag Sta					
bit 3	 1 = Interrupt r 0 = Interrupt r C1IF: ECAN1 1 = Interrupt r 0 = Interrupt r C1RXIF: ECA 1 = Interrupt r 0 = Interrupt r SPI2IF: SPI2 	equest has oc equest has no Event Interru equest has oc equest has no N1 Receive E equest has oc equest has no Event Interrup	curred t occurred ot Flag Status I curred t occurred vata Ready Inte curred t occurred ot Flag Status b	pit ⁽¹⁾ errupt Flag Sta					
bit 3 bit 2	<pre>1 = Interrupt r 0 = Interrupt r C1IF: ECAN1 1 = Interrupt r 0 = Interrupt r C1RXIF: ECA 1 = Interrupt r 0 = Interrupt r 0 = Interrupt r SPI2IF: SPI2 1 = Interrupt r</pre>	equest has or equest has no Event Interru equest has or equest has no N1 Receive E equest has or equest has no	curred t occurred ot Flag Status I curred t occurred Pata Ready Inte curred t occurred ot Flag Status b curred	pit ⁽¹⁾ errupt Flag Sta					
bit 3 bit 2	<pre>1 = Interrupt r 0 = Interrupt r C1IF: ECAN1 1 = Interrupt r 0 = Interrupt r C1RXIF: ECA 1 = Interrupt r 0 = Interrupt r SPI2IF: SPI2 1 = Interrupt r 0 = Interrupt r 0 = Interrupt r</pre>	equest has or equest has no Event Interru equest has no equest has no N1 Receive D equest has no equest has no equest has no equest has no equest has no	curred t occurred ot Flag Status I curred t occurred vata Ready Inte curred t occurred ot Flag Status b curred t occurred	p _{it} (1) errupt Flag Sta it					
bit 3 bit 2 bit 1	 1 = Interrupt r 0 = Interrupt r C1IF: ECAN1 1 = Interrupt r 0 = Interrupt r C1RXIF: ECA 1 = Interrupt r 0 = Interrupt r SPI2IF: SPI2 1 = Interrupt r 0 = Interrupt r SPI2EIF: SPI2 	equest has or equest has no Event Interru equest has no equest has no N1 Receive D equest has no equest has no equest has no equest has no equest has no	curred t occurred ot Flag Status I curred t occurred tata Ready Inte curred t occurred ot Flag Status b curred t occurred pt Flag Status I	p _{it} (1) errupt Flag Sta it					

在它的TER337:J32MFS24体在REUPT FLAG STATUS REGISTER 2

Note 1: Interrupts disabled on devices without ECAN[™] modules.

R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0			
FLTA1IF	RTCIF	DMA5IF	—		QEI1IF	PWM1IF	—			
bit 15							bit			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_			_		_	—	_			
bit 7							bit			
Legend:										
R = Readabl	le bit	W = Writable b	bit	U = Unimpler	nented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is set '0' = Bit is cleare		ared	x = Bit is unkno	own				
oit 14	 0 = Interrupt request has not occurred RTCIF: Real-Time Clock and Calendar Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
bit 13	DMA5IF: DMA Channel 5 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred									
bit 12-11	Unimplemer	nted: Read as 'c	3							
bit 10	1 = Interrupt	1 Event Interrupt request has occ request has not	urred	bit						
bit 9		VM1 Error Interro		us bit						
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									

查询REGISTER 38MC30#\$30M音ERRUPT FLAG STATUS REGISTER 3

bit 8-0 Unimplemented: Read as '0'

R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0			
DAC1LIF ⁽²⁾	DAC1RIF ⁽²⁾	—		QEI2IF	FLTA2IF	PWM2IF				
bit 15							bit			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0			
_	C1TXIF ⁽¹⁾	DMA7IF	DMA6IF	CRCIF	U2EIF	U1EIF				
bit 7							bit			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'				
-n = Value at I	POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkno	own			
bit 15	DAC1LIF: DA	C I eft Chann	el Interrupt Fla	ng Status bit ⁽²⁾						
	1 = Interrupt r	equest has o	curred							
	0 = Interrupt r	•								
bit 14		-	-	lag Status bit ⁽²	2)					
	1 = Interrupt r 0 = Interrupt r	•								
bit 13-12	Unimplement	-								
bit 11	QEI2IF: QEI2 Event Interrupt Flag Status bit									
	1 = Interrupt r 0 = Interrupt r									
bit 10	FLTA2IF: PWM2 Fault A Interrupt Flag Status bit									
	1 = Interrupt request has occurred									
bit 9	0 = Interrupt request has not occurred									
	PWM2IF: PWM2 Error Interrupt Enable bit 1 = Interrupt request has occurred									
	0 = Interrupt r									
bit 8-7	Unimplement									
bit 6	C1TXIF: ECAN1 Transmit Data Request Interrupt Flag Status bit ⁽¹⁾									
	1 = Interrupt request has occurred									
bit 5	 0 = Interrupt request has not occurred DMA7IF: DMA Channel 7 Data Transfer Complete Interrupt Flag Status bit 									
	1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 4	DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit									
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
bit 3	CRCIF: CRC Generator Interrupt Flag Status bit									
	1 = Interrupt request has occurred									
	0 = Interrupt r	•								
bit 2	U2EIF: UART2 Error Interrupt Flag Status bit									
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
bit 1	-	-	upt Flag Status	bit						
	1 = Interrupt r	equest has o	curred							
	0 = Interrupt r	equest has no	ot occurred							
bit 0	Unimplement	-								

在这的TER 329.J32MF 84.4 林在来 UPT FLAG STATUS REGISTER 4

2: Interrupts disabled on devices without DAC modules.

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE			
pit 15							bit			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INT0IE			
oit 7							bit			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'				
n = Value at I	POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkn	own			
oit 15	Unimplomo	nted: Read as	'o'							
oit 14	-			Complete Intern	unt Enchla hit					
JIL 14	1 = Interrupt	request enable request not en	ed	Complete Interru	טין בחמטופ טונ					
oit 13		•		rupt Enable bit						
		request enable								
oit 12	•	request not en		ahla hit						
Л(12	U1TXIE: UART1 Transmitter Interrupt Enable bit 1 = Interrupt request enabled									
	0 = Interrupt request not enabled									
oit 11	U1RXIE: UART1 Receiver Interrupt Enable bit									
	1 = Interrupt request enabled									
oit 10	 Interrupt request not enabled SPI1IE: SPI1 Event Interrupt Enable bit 									
	1 = Interrupt request enabled									
	0 = Interrupt	request not en	abled							
oit 9	SPI1EIE: SPI1 Error Interrupt Enable bit									
	1 = Interrupt request enabled									
oit 8	 Interrupt request not enabled T3IE: Timer3 Interrupt Enable bit 									
	1 = Interrupt request enabled									
	0 = Interrupt request not enabled									
oit 7	T2IE: Timer2 Interrupt Enable bit									
		request enable								
oit 6	 0 = Interrupt request not enabled OC2IE: Output Compare Channel 2 Interrupt Enable bit 									
	1 = Interrupt request enabled									
	0 = Interrupt	request not en	abled							
oit 5	IC2IE: Input Capture Channel 2 Interrupt Enable bit									
		request enable request not en								
	-	-		Complete Interri	int Enable hit					
nit 4	DMA0IE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit									
oit 4	 1 = Interrupt request enabled 0 = Interrupt request not enabled 									
oit 4		•								
bit 4 bit 3	0 = Interrupt	•	abled							

查询REGISTER 路和C30E的应用 ERRUPT ENABLE CONTROL REGISTER 0

bit 2	OC1IE: Output Compare Channel 1 Interrupt Enable bit
	1 = Interrupt request enabled0 = Interrupt request not enabled
bit 1	IC1IE: Input Capture Channel 1 Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 0	INTOIE: External Interrupt 0 Flag Status bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE
bit 15							bit
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC8IE	IC7IE	_	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE
bit 7	IONE			ONIE	OMIL	MIZOTIE	bit
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at l		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15	1 = Interrupt	RT2 Transmitter request enabled	ł	able bit			
		request not ena					
bit 14		RT2 Receiver Ir		le bit			
		request enableo request not ena					
bit 13	•	rnal Interrupt 2					
bit 10		request enabled					
		request not ena					
bit 12	T5IE: Timer5	Interrupt Enabl	e bit				
		request enabled					
	•	request not ena					
bit 11		Interrupt Enabl					
	•	request enableo request not ena					
bit 10		ut Compare Ch		unt Enable bit			
	-	request enabled					
		request not ena					
bit 9	OC3IE: Outp	ut Compare Ch	annel 3 Interr	upt Enable bit			
		request enableo request not ena					
bit 8	•	IA Channel 2 Da		Complete Interr	upt Enable bit		
	1 = Interrupt	request enableo request not ena	ł				
bit 7	•	Capture Channe		Enable bit			
	-	request enabled	-				
		request not ena					
bit 6	IC7IE: Input (Capture Channe	el 7 Interrupt	Enable bit			
		request enabled					
	-	request not ena					
bit 5	-	ited: Read as 'o					
bit 4		rnal Interrupt 1					
		request enableo request not ena					
bit 3	CNIE: Input (•		Enable bit			
		JUGINGE NULINGA					
	1 = Interrupt	request enabled	-				

查询REGISTER 33%C30E供应RETERRUPT ENABLE CONTROL REGISTER 1

查EGISTER 337032MEG14 供TERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED)

bit 2	CMIE: Comparator Interrupt Enable bit
	1 = Interrupt request enabled0 = Interrupt request not enabled
bit 1	MI2C1IE: I2C1 Master Events Interrupt Enable bit
	1 = Interrupt request enabled0 = Interrupt request not enabled
bit 0	SI2C1IE: I2C1 Slave Events Interrupt Enable bit
	1 = Interrupt request enabled0 = Interrupt request not enabled

U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
	DMA4IE	PMPIE		_			
bit 15							bit
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_	DMA3IE	C1IE ⁽¹⁾	C1RXIE ⁽¹⁾	SPI2IE	SPI2EIE
oit 7							bit
_egend:							
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'	
n = Value a	at POR	'1' = Bit is set	:	'0' = Bit is cle	eared	x = Bit is unk	nown
bit 13	1 = Interrupt r 0 = Interrupt r PMPIE: Paral 1 = Interrupt r 0 = Interrupt r	equest not en lel Master Por equest enable	abled t Interrupt Ena d	ble bit			
oit 12-5	0 = Interrupt r Unimplement	•					
bit 4	-			`omplete Inter	rupt Enable bit		
	1 = Interrupt r 0 = Interrupt r	equest enable	d				
bit 3	C1IE: ECAN1 1 = Interrupt r 0 = Interrupt r	equest enable	d)			
bit 2	•	N1 Receive D equest enable	ata Ready Int d	errupt Enable	bit ⁽¹⁾		
pit 1	SPI2IE: SPI2 1 = Interrupt r 0 = Interrupt r	Event Interrup equest enable	et Enable bit d				
bit O	SPI2EIE: SPI2 1 = Interrupt r 0 = Interrupt r	2 Error Interru equest enable	pt Enable bit d				

查询REGISTER 1322C30E供如下ERRUPT ENABLE CONTROL REGISTER 2

Note 1: Interrupts are disabled on devices without ECAN[™] modules.

REGISTER	7213:02MEC3±1	INTERRUPT	ENABLE CO	ONTROL RE	GISTER 3			
R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0	
FLTA1IE	RTCIE	DMA5IE		_	QEI1IE	PWM1IE	_	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	—	_		_	—	—		
bit 7							bit 0	
Logondu								
Legend: R = Readabl	e hit	W = Writable	hit	II – I Inimpler	mented bit read	1 26 '0'		
-n = Value at POR (1' = Bit is set				U = Unimplemented bit, read as '0' '0' = Bit is cleared x = Bit is unknown				
							own	
bit 15	FLTA1IE: PW	/M1 Fault A Int	errupt Enable	bit				
		request enable	•					
	0 = Interrupt i	request not ena	abled					
bit 14	RTCIE: Real-	Time Clock an	d Calendar Ini	terrupt Enable	bit			
		request enable						
1.1.40	•	request not ena						
bit 13		A Channel 5 D			rupt Enable bit			
		request enable request not ena						
bit 12-11	•	ited: Read as '						
bit 10	•	Event Interrup						
		request enable						
		request not ena						
bit 9	PWM1IE: PW	M1 Error Inter	rupt Enable bi	it				
		request enable						
	0 = Interrupt I	request not ena	abled					

在这的TER 337332ME 234 WTER UPT ENABLE CONTROL REGISTER 3

bit 8-0 Unimplemented: Read as '0'

R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0
DAC1LIE ⁽²⁾	DAC1RIE ⁽²⁾	_	_	QEI2IE	FLTA2IE	PWM2IE	
pit 15							bit
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
_	C1TXIE ⁽¹⁾	DMA7IE	DMA6IE	CRCIE	U2EIE	U1EIE	_
pit 7							bit
_egend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	wn
pit 15	DAC1LIE: DA	C Left Channe	l Interrupt En	able bit ⁽²⁾			
	1 = Interrupt re 0 = Interrupt re	equest enable equest not ena					
pit 14	DAC1RIE: DA	C Right Chan	nel Interrupt E	Enable bit ⁽²⁾			
	1 = Interrupt re 0 = Interrupt re	equest enabled equest not ena					
oit 13-12	Unimplement	ed: Read as '	כ'				
pit 11	QEI2IE: QEI2	Event Interrup	t Flag Status	bit			
		equest enableo equest not ena					
pit 10	FLTA2IE: PW	M2 Fault A Inte	errupt Enable	bit			
	1 = Interrupt re 0 = Interrupt re	equest enableo equest not ena					
pit 9	PWM2IE: PW	M2 Error Interr	upt Enable bi	it			
	1 = Interrupt re 0 = Interrupt re	equest enableo equest not ena					
oit 8-7	Unimplement	ed: Read as '	כ'				
oit 6				Interrupt Enabl	e bit ⁽¹⁾		
	1 = Interrupt re	equest occurre equest not occ					
oit 5	-	-		Complete Interi	unt Enable hit		
	1 = Interrupt re		b				
oit 4		-		Complete Interi	rupt Enable bit		
	1 = Interrupt re	equest enable equest not ena	b				
oit 3	CRCIE: CRC	-		bit			
	1 = Interrupt re	equest enable	d				
	•	equest not ena					
pit 2	U2EIE: UART						
	1 = Interrupt re 0 = Interrupt re	equest enabled equest not ena					
pit 1	U1EIE: UART	1 Error Interru	pt Enable bit				
		equest enableo equest not ena					
pit 0	Unimplement	ed: Read as '	כ'				
	orrupte aro disa	blad an davias					
NOTE 1: IND	בוועטנט מוב עוטמ	bled on device	S WITHOUT EC.	AN™ modules			

查询REGISTER 1324C30E供应RETERRUPT ENABLE CONTROL REGISTER 4

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		T1IP<2:0>		_		OC1IP<2:0>	
bit 15							bit 8
	R/W-1	R/W-0	R/W-0			R/W-0	R/W-0
U-0	R/W-1	IC1IP<2:0>	R/W-U	U-0	R/W-1	INT0IP<2:0>	R/W-U
bit 7							bit (
Legend:							
R = Readab	ole bit	W = Writable I	oit	U = Unimpleı	mented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkno	own
bit 15	Unimplem	ented: Read as 'o)'				
bit 14-12		: Timer1 Interrupt	-				
	111 = Inter	rupt is priority 7 (I	nighest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1					
L:1 1 1		rupt source is disa					
bit 11	-	ented: Read as 'o					
bit 10-8		I>: Output Compa rupt is priority 7 (It rupt is priority 7 (It		-	ity bits		
	•		lightest priori	ty menupt)			
	•						
	•	rupt is priority 1					
		rupt source is disa	abled				
bit 7		ented: Read as 'o					
bit 6-4	IC1IP<2:0>	: Input Capture C	hannel 1 Int	errupt Priority b	oits		
	111 = Inter	rupt is priority 7 (I	nighest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1					
		rupt source is disa					
bit 3	-	ented: Read as 'o					
bit 2-0		D>: External Interr					
	111 = Inter	rupt is priority 7 (ł	nighest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1 rupt source is disa	abled				

在EGISTER 32153216204 研在在RUPT PRIORITY CONTROL REGISTER 0

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
—		T2IP<2:0>				OC2IP<2:0>				
bit 15							bit			
U-0	R/W-1	R/W-0 IC2IP<2:0>	R/W-0	U-0	R/W-1	R/W-0 DMA0IP<2:0>	R/W-0			
 bit 7		IC2IF~2.02		—		DIVIAUIT \2.02	bit			
Legend:										
R = Readable	e bit	W = Writable I	oit	-	mented bit, rea	ad as '0'				
-n = Value at	POR	eared	x = Bit is unkn	own						
bit 15	Unimplom	ented: Read as 'o	·,							
	-									
bit 14-12		Timer2 Interrupt		ty interrupt)						
	•	rupt is priority 7 (h	iignest priori	iy mienupi)						
	•									
	•									
		rupt is priority 1								
		rupt source is disa								
bit 11	Unimplemented: Read as '0'									
bit 10-8	OC2IP<2:0>: Output Compare Channel 2 Interrupt Priority bits									
	111 = Inter	rupt is priority 7 (I	nighest priori	ty interrupt)						
	•									
	•									
	001 = Inter	rupt is priority 1								
		rupt source is disa	abled							
bit 7	Unimplem	ented: Read as 'o)'							
bit 6-4	IC2IP<2:0>	: Input Capture C	hannel 2 Inte	errupt Priority b	oits					
		rupt is priority 7 (ł								
	•									
	•									
	• 001 = Inter	rupt is priority 1								
		rupt source is disa	abled							
bit 3		ented: Read as 'o								
bit 2-0	-	:0>: DMA Channe		nsfer Complet	e Interrupt Prio	rity bits				
5112 0		rupt is priority 7 (h								
	•			.,						
	•									
	•									
		rupt is priority 1	ablad							
	000 = inter	rupt source is disa	auleu							

E TO ONCO OA H 查

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		U1RXIP<2:0>				SPI1IP<2:0>					
bit 15							bit				
		D 444 0	D 444 A		D 444 4	D # M A	D 444 A				
U-0	R/W-1	R/W-0 SPI1EIP<2:0>	R/W-0	U-0	R/W-1	R/W-0 T3IP<2:0>	R/W-0				
 bit 7		51 TIEIT \2.02				1511 \2.02	bit				
Legend:											
R = Readab		W = Writable b	bit	U = Unimple	mented bit, rea	ad as '0'					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkno	own				
L:4 C		antada Daadaa (a	,								
bit 15	-	ented: Read as 'c									
bit 14-12		::0>: UART1 Rece	-	-							
	•	rrupt is priority 7 (h	lignest priori	ty interrupt)							
	•										
	•										
		rrupt is priority 1 rrupt source is disa	ahled								
bit 11		nented: Read as 'c									
bit 10-8	SPI1IP<2:0>: SPI1 Event Interrupt Priority bits										
		rrupt is priority 7 (h	-	-							
	•		•	,							
	•										
	• 001 = Inte	rrupt is priority 1									
		rrupt source is disa	abled								
bit 7	Unimplem	ented: Read as 'c)'								
bit 6-4	SPI1EIP<2	2:0>: SPI1 Error In	terrupt Prior	ity bits							
	111 = Inte	rrupt is priority 7 (h	nighest priori	ty interrupt)							
	•										
	•										
		rrupt is priority 1									
		rrupt source is disa									
bit 3	-	ented: Read as 'c									
bit 2-0		: Timer3 Interrupt	-								
	111 = Inte	rrupt is priority 7 (h	lighest priori	ty interrupt)							
	•										
	•										
		rrupt is priority 1	blod								
	000 = inte	rrupt source is disa	anieu								

在EGISTER 321732116224 供在EREUPT PRIORITY CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_						DMA1IP<2:0>	
bit 15	÷		·	·			bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
0-0	R/W-1	AD1IP<2:0>	R/W-U	0-0	R/W-1	U1TXIP<2:0>	R/W-0
bit 7		AD 111 ~2.07				011/11 \2.02	bit 0
Legend: R = Readab	lo hit	W - Writabla	hit	II – Unimplo	montod hit roo	d as '0'	
	Readable bitW = Writable bitU = Unimplemented bit, read as '0'= Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown						
							IOWIT
bit 15-11	Unimpleme	nted: Read as '	0'				
bit 10-8	-	0>: DMA Chann		Insfer Complete	e Interrupt Prior	itv bits	
		upt is priority 7 (- y	
	•		•	• • • •			
	•						
	• 001 - Interr	upt is priority 1					
		upt is priority i upt source is dis	abled				
bit 7		nted: Read as '					
bit 6-4	AD1IP<2:0>	ADC1 Convers	sion Complet	te Interrupt Prio	rity bits		
		upt is priority 7 (5		
	•						
	•						
	001 = Interr	upt is priority 1					
		upt source is dis	abled				
bit 3	Unimpleme	nted: Read as '	0'				
bit 2-0	U1TXIP<2:0	>: UART1 Trans	smitter Interro	upt Priority bits			
	111 = Interr	upt is priority 7 (highest priori	ty interrupt)			
	•						
	•						
	• 001 = Interr	upt is priority 1					

___ 2

000 = Interrupt source is disabled

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		CNIP<2:0>		—		CMIP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	1	MI2C1IP<2:0>	10,00-0	<u> </u>	10.00-1	SI2C1IP<2:0>	10,00-0
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable b	oit	U = Unimpler	mented bit, re	ad as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkno	own
bit 15	Unimplem	ented: Read as '0)'				
bit 14-12	CNIP<2:0>	. Change Notifica	tion Interrup	t Priority bits			
	111 = Inter	rrupt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
	001 = Inter	rrupt is priority 1					
		rrupt source is disa	abled				
bit 11	Unimplem	ented: Read as '0)'				
bit 10-8	CMIP<2:0>	Comparator Intel	errupt Priority	/ bits			
	111 = Inter	rrupt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
	001 = Inter	rrupt is priority 1					
		rrupt source is disa	abled				
bit 7	Unimplem	ented: Read as '0)'				
bit 6-4	MI2C1IP<2	2:0>: I2C1 Master	Events Inter	rupt Priority bits	3		
	111 = Inter	rrupt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
	• 001 = Inter	rrupt is priority 1					
		rrupt source is disa	abled				
bit 3		ented: Read as '0					
bit 2-0	-	:: 0>: I2C1 Slave E		pt Priority bits			
		rrupt is priority 7 (h					
	•		- I ⁻	- 1/			
	•						
	•						
	• •	rrupt is priority 1					

在记忆开始的32MPC44 供在家UPT PRIORITY CONTROL REGISTER 4

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
		IC8IP<2:0>		_		IC7IP<2:0>					
bit 15							bit 8				
U-0	U-1	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0				
	—	—	_	_		INT1IP<2:0>	L :4				
bit 7							bit				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'					
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own				
bit 15	-	Unimplemented: Read as '0'									
bit 14-12	IC8IP<2:0>: Input Capture Channel 8 Interrupt Priority bits										
	 111 = Interrupt is priority 7 (highest priority interrupt) 										
	•										
	001 - Interr	rupt is priority 1									
		upt source is dis	abled								
bit 11	000 = Interr										
	000 = Interr Unimpleme	rupt source is dis ented: Read as '	0'	errupt Priority b	its						
	000 = Interr Unimpleme IC7IP<2:0>	rupt source is dis	₀ ' Channel 7 Int		its						
	000 = Interr Unimpleme IC7IP<2:0>	upt source is dis ented: Read as ' : Input Capture (₀ ' Channel 7 Int		its						
	000 = Interr Unimpleme IC7IP<2:0>	upt source is dis ented: Read as ' : Input Capture (₀ ' Channel 7 Int		its						
	000 = Interr Unimpleme IC7IP<2:0> 111 = Interr •	rupt source is dis ented: Read as ' : Input Capture (rupt is priority 7 (₀ ' Channel 7 Int		its						
	000 = Interr Unimpleme IC7IP<2:0> 111 = Interr	rupt source is dis ented: Read as ' : Input Capture (rupt is priority 7 (^{0'} Channel 7 Int highest priori		its						
bit 10-8	000 = Interr Unimpleme IC7IP<2:0> 111 = Interr	rupt source is dis ented: Read as ' : Input Capture (rupt is priority 7 (rupt is priority 1 rupt source is dis	^{0'} Channel 7 Int highest priori abled		its						
bit 10-8 bit 7-3	000 = Interr Unimpleme IC7IP<2:0> 111 = Interr	rupt source is dis ented: Read as ' : Input Capture (rupt is priority 7 (rupt is priority 1 rupt source is dis ented: Read as '	^{0'} Channel 7 Int highest priori abled 0'	ity interrupt)	its						
bit 10-8 bit 7-3	000 = Interr Unimpleme IC7IP<2:0> 111 = Interr 001 = Interr 000 = Interr Unimpleme INT1IP<2:0	rupt source is dis ented: Read as ' : Input Capture (rupt is priority 7 (rupt is priority 1 rupt source is dis ented: Read as ' >: External Inter	^{0'} Channel 7 Int highest priori abled 0' rupt 1 Priority	ty interrupt)	its						
bit 10-8 bit 7-3	000 = Interr Unimpleme IC7IP<2:0> 111 = Interr 001 = Interr 000 = Interr Unimpleme INT1IP<2:0	rupt source is dis ented: Read as ' : Input Capture (rupt is priority 7 (rupt is priority 1 rupt source is dis ented: Read as '	^{0'} Channel 7 Int highest priori abled 0' rupt 1 Priority	ty interrupt)	its						
bit 10-8 bit 7-3	000 = Interr Unimpleme IC7IP<2:0> 111 = Interr 001 = Interr 000 = Interr Unimpleme INT1IP<2:0	rupt source is dis ented: Read as ' : Input Capture (rupt is priority 7 (rupt is priority 1 rupt source is dis ented: Read as ' >: External Inter	^{0'} Channel 7 Int highest priori abled 0' rupt 1 Priority	ty interrupt)	its						
bit 11 bit 10-8 bit 7-3 bit 2-0	000 = Interr Unimpleme IC7IP<2:0> 111 = Interr 001 = Interr 000 = Interr Unimpleme INT1IP<2:0	rupt source is dis ented: Read as ' : Input Capture (rupt is priority 7 (rupt is priority 1 rupt source is dis ented: Read as ' >: External Inter	^{0'} Channel 7 Int highest priori abled 0' rupt 1 Priority	ty interrupt)	its						
bit 10-8 bit 7-3	000 = Interr Unimpleme IC7IP<2:0> 111 = Interr 001 = Interr 000 = Interr Unimpleme INT1IP<2:0 111 = Interr	rupt source is dis ented: Read as ' : Input Capture (rupt is priority 7 (rupt is priority 1 rupt source is dis ented: Read as ' >: External Inter	^{0'} Channel 7 Int highest priori abled o' rupt 1 Priority highest priori	ty interrupt)	its						

查询REGISTER 320030P 体系前面ERRUPT PRIORITY CONTROL REGISTER 5

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		T4IP<2:0>				OC4IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		OC3IP<2:0>				DMA2IP<2:0>	
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable b	oit	U = Unimplei	mented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkno	own
bit 15	Unimpleme	ented: Read as 'o)'				
bit 14-12	T4IP<2:0>:	Timer4 Interrupt	Priority bits				
	111 = Interr	upt is priority 7 (h	nighest priori	ity interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
	000 = Interr	upt source is disa	abled				
bit 11	Unimpleme	ented: Read as 'c)'				
bit 10-8		Output Compa		•	ity bits		
	111 = Interr	rupt is priority 7 (h	nighest priori	ity interrupt)			
	•						
	•						
		upt is priority 1					
=		upt source is disa					
bit 7	-	ented: Read as 'c					
bit 6-4		>: Output Compa		•	ity bits		
	•	upt is priority 7 (h	lignest priori	ity interrupt)			
	•						
	•						
		upt is priority 1 upt source is disa	abled				
bit 3		ented: Read as '0					
bit 3-0	-	0>: DMA Channe		unsfer Complete	Interrunt Prio	rity bite	
DIL 2-0		upt is priority 7 (h		•	intenupt Filo	nty bits	
	•		ingricor priori	(j interrupt)			
	•						
	• 001 - Intorr	upt is priority 1					
	uuu = mer	THE IS DEDUCTIVE					

查记的程序3213216064 供在表 UPT PRIORITY CONTROL REGISTER 6

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_		U2TXIP<2:0>		_		U2RXIP<2:0>				
bit 15							bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
		INT2IP<2:0>		_		T5IP<2:0>				
bit 7							bit			
Legend:										
R = Readable	e bit	W = Writable I	bit	U = Unimpler	nented bit, rea	d as '0'				
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown			
							IOWIT			
bit 15	Unimplem	ented: Read as 'o)'							
bit 14-12	-	0>: UART2 Trans		upt Priority bits						
		rupt is priority 7 (h								
	•									
	•									
	• 001 = Inter	rupt is priority 1								
		rupt source is disa	abled							
bit 11		Unimplemented: Read as '0'								
bit 10-8	U2RXIP<2:0>: UART2 Receiver Interrupt Priority bits									
	111 = Interrupt is priority 7 (highest priority interrupt)									
	•									
	•									
	• $0.01 = 1$ ptermust is priority 1									
	001 = Interrupt is priority 1 000 = Interrupt source is disabled									
bit 7		ented: Read as 'o								
	-			, hite						
bit 6-4		>: External Interr								
	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>									
	•									
	•									
	001 = Interrupt is priority 1									
		rupt source is disa								
bit 3	-	ented: Read as 'o								
bit 2-0		Timer5 Interrupt	-							
		rupt is priority 7 (I	nighest priori	ty interrupt)						
	•									
	•									
	001 = Inter	rupt is priority 1								
		rupt source is disa	ablad							

查

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		C1IP<2:0> ⁽¹⁾				C1RXIP<2:0> ⁽¹⁾					
bit 15	·						bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
		SPI2IP<2:0>	1011 0			SPI2EIP<2:0>	1010 0				
bit 7							bit (
Legend:											
R = Readab	le bit	W = Writable b	it	U = Unimple	mented bit, re	ead as '0'					
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unknow	wn				
bit 15	Unimpleme	ented: Read as '0'									
bit 14-12	C1IP<2:0>:	ECAN1 Event Int	errupt Prior	ity bits ⁽¹⁾							
	111 = Interr	rupt is priority 7 (hi	ighest priori	ty interrupt)							
	•										
	•										
		rupt is priority 1 rupt source is disa	bled								
bit 11		Unimplemented: Read as '0'									
bit 10-8	C1RXIP<2:	C1RXIP<2:0>: ECAN1 Receive Data Ready Interrupt Priority bits ⁽¹⁾									
	111 = Interr	rupt is priority 7 (hi	ighest priori	ty interrupt)							
	•										
	•										
		rupt is priority 1									
		rupt source is disa									
bit 7	-	ented: Read as '0'									
bit 6-4		SPI2IP<2:0>: SPI2 Event Interrupt Priority bits									
	111 = Interr	rupt is priority 7 (h	ighest priori	ty interrupt)							
	•										
	•										
		rupt is priority 1 rupt source is disa	bled								
bit 3		ented: Read as '0'									
bit 2-0	-	0>: SPI2 Error Int		ity bits							
		rupt is priority 7 (hi	-	•							
	•										
	•										
	001 - Intor	runt in priority 1									
		rupt is priority 1									

查试验TER 323.32MPC84 研旋离 UPT PRIORITY CONTROL REGISTER 8

Note 1: Interrupts disabled on devices without ECAN[™] modules.

查询REGISTER J324C30P (实际) ERRUPT PRIORITY CONTROL REGISTER 9

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	_	—	—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0	
—	—	—	_	—	l	DMA3IP<2:0>		
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set	-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is u			x = Bit is unkr	iown	

bit 15-3 Unimplemented: Read as '0'

bit 2-0 DMA3IP<2:0>: DMA Channel 3 Data Transfer Complete Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

•

.

001 = Interrupt is priority 1

000 = Interrupt source is disabled

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0				
	_	_	—	_		DMA4IP<2:0>					
bit 15		·					bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0				
_		PMPIP<2:0>			<u> </u>						
bit 7							bit 0				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'					
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkn	own					
bit 15-11	Unimpleme	ented: Read as '	0'								
bit 10-8	DMA4IP<2:	MA4IP<2:0>: DMA Channel 4 Data Transfer Complete Interrupt Priority bits									
	111 = Interr	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>									
	•	•									
	•	•									
		upt is priority 1									
	000 = Interrupt source is disabled										
	000 = interm	upt source is dis			Unimplemented: Read as '0'						
bit 7		•									
bit 7 bit 6-4	Unimpleme	•	0'	pt Priority bits							
	Unimpleme PMPIP<2:0	ented: Read as '	o' er Port Interru								
	Unimpleme PMPIP<2:0	ented: Read as ' >: Parallel Maste	o' er Port Interru								
	Unimpleme PMPIP<2:0	ented: Read as ' >: Parallel Maste	o' er Port Interru								
	Unimpleme PMPIP<2:0 111 = Interr • •	ented: Read as ' >: Parallel Maste	o' er Port Interru								

bit 3-0 Unimplemented: Read as '0'

查询REGISTER 326C30P 供应的TERRUPT PRIORITY CONTROL REGISTER 14

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0			
_	_	_	_	—		QEI1IP<2:0>				
bit 15							bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
—		PWM1IP<2:0>		—	—	—				
bit 7							bit (
Legend:										
R = Readabl	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'				
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own			
bit 15-11	Unimplem	nented: Read as 'o	0'							
bit 10-8	QEI1IP<2:	:0>: QEI1 Interrup	t Priority bits							
	111 = Inte	rrupt is priority 7 (I	highest priorit	y interrupt)						
	•									
	•									
	001 = Interrupt is priority 1									
	000 = Inte	rrupt source is dis	abled							
bit 7	Unimplem	nented: Read as 'o	0'							
bit 6-4	PWM1IP<	2:0>: PWM1 Inter	rupt Priority b	its						
<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>										
	•									
	•									
	001 = Inte	rrupt is priority 1								
		rrunt course is die	ablad							
	000 = inte	rrupt source is dis	ableu							

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
		FLTA1IP<2:0>		_		RTCIP<2:0>				
bit 15							bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
_		DMA5IP<2:0>				_	_			
bit 7							bit			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own			
bit 15	•	ented: Read as '								
bit 14-12		:0>: PWM Fault	•							
	111 = Interi	rupt is priority 7 (highest priori	ty interrupt)						
	•									
	•									
	001 = Interrupt is priority 1									
	000 = Interi	rupt source is dis	abled							
bit 11	Unimpleme	ented: Read as '	o'							
bit 10-8	RTCIP<2:0	>: Real-Time Clo	ck and Caler	ndar Interrupt F	lag Status bits					
	111 = Interrupt is priority 7 (highest priority interrupt)									
	•									
	•									
	• 001 = Interrupt is priority 1									
		rupt source is dis	ahled							
bit 7		ented: Read as '								
	-			a stan O succession		14 . h 14 .				
bit 6-4		:0>: DMA Chann			e Interrupt Prior	ity bits				
	111 = Interi	rupt is priority 7 (nignest priori	ty interrupt)						
	•									
	•									
	• 001 = Interrupt is priority 1									
	001 = Interi	rupt is priority 1								
		rupt is priority 1 rupt source is dis	abled							

査治は計6335-13206204世応済みしいちゃ

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_		CRCIP<2:0>		—		U2EIP<2:0>				
bit 15							bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
-0	10/00-1	U1EIP<2:0>	FX/ VV-U							
bit 7		01211 12.0					bit			
Legend:										
R = Readabl	le bit	W = Writable b	oit	U = Unimpler	mented bit, rea	ad as '0'				
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own			
bit 15	Unimpleme	ented: Read as 'o)'							
bit 14-12	CRCIP<2:0>: CRC Generator Error Interrupt Flag Priority bits									
51(14-12		upt is priority 7 (h			y bito					
	•		lighest phon	ty interrupt)						
	•									
	•									
	001 = Interrupt is priority 1									
		upt source is disa	abled							
bit 11	Unimpleme	ented: Read as 'o)'							
bit 10-8	U2EIP<2:0>: UART2 Error Interrupt Priority bits									
	111 = Interrupt is priority 7 (highest priority interrupt)									
	•									
	•									
		upt is priority 1								
		upt source is disa								
	bit 7 Unimplemented: Read as '0'									
	-									
bit 7 bit 6-4	U1EIP<2:0>	: UART1 Error Ir	nterrupt Prior	•						
	U1EIP<2:0>		nterrupt Prior	•						
	U1EIP<2:0>	: UART1 Error Ir	nterrupt Prior	•						
	U1EIP<2:0>	: UART1 Error Ir	nterrupt Prior	•						
	U1EIP<2:0> 111 = Interr •	 UART1 Error Ir upt is priority 7 (h 	nterrupt Prior	•						
	U1EIP<2:0> 111 = Interr	: UART1 Error Ir	nterrupt Prion nighest priori	•						

查

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0			
			_		(C1TXIP<2:0> ⁽¹⁾				
bit 15							bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
		DMA7IP<2:0>		_		DMA6IP<2:0>				
bit 7							bit C			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown			
bit 7 bit 6-4	 111 = Interrupt is priority 7 (highest priority interrupt) . 									
	• • 001 = Intern	upt is priority 7 (upt is priority 1 upt source is dis		ty interrupt)						
bit 3	Unimpleme	ented: Read as '	0'							
bit 2-0		<pre>DMA6IP<2:0>: DMA Channel 6 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)</pre>								
		upt is priority 1 upt source is dis	abled							

Note 1: Interrupts are disabled on devices without ECAN[™] modules.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0			
_		QEI2IP<2:0>				FLTA2IP<2:0>				
bit 15	·			·			bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
		PWM2IP<2:0>			_	_				
bit 7							bit			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimpler	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 11 bit 10-8	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>									
	<pre>FLTA2IP<2:0>: PWM2 Fault A Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)</pre>									
bit 7	Unimplemented: Read as '0'									
				<pre>PWM2IP<2:0>: PWM2 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)</pre>						
bit 6-4	PWM2IP<2:0 111 = Interru	D>: PWM2 Inter pt is priority 7 (rupt Priority highest prior							

DAC1LIP<2:0> ⁽¹⁾ DAC1RIP<2:0> ⁽¹⁾ bit 15 U-0 U	U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0				
U-0	—		DAC1LIP<2:0>(1)	—	D	AC1RIP<2:0> ^{(*}	1)				
	oit 15					•		bit 8				
	11-0	11-0	11-0	11.0	11-0	11-0	11-0	U-0				
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown Dit 15 Unimplemented: Read as '0' DAC1LIP<2:0>: DAC Left Channel Interrupt Flag Status bit ⁽¹⁾ Dit 14-12 DAC1LIP<2:0>: DAC Left Channel Interrupt Flag Status bit ⁽¹⁾ 111 = Interrupt is priority 7 (highest priority interrupt) • • 001 = Interrupt is priority 1 000 = Interrupt source is disabled Dit 11 Unimplemented: Read as '0' DAC1RIP<2:0>: DAC Right Channel Interrupt Flag Status bit ⁽¹⁾												
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 15 DAC1LIP<2:0>: DAC Left Channel Interrupt Flag Status bit ⁽¹⁾ 111 = Interrupt is priority 7 (highest priority interrupt) • • 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' DAC1RIP<2:0>: DAC Right Channel Interrupt Flag Status bit ⁽¹⁾	pit 7							bit C				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 15 DAC1LIP<2:0>: DAC Left Channel Interrupt Flag Status bit ⁽¹⁾ 111 = Interrupt is priority 7 (highest priority interrupt) • • 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' DAC1RIP<2:0>: DAC Right Channel Interrupt Flag Status bit ⁽¹⁾	_eaend:											
Dit 15 Unimplemented: Read as '0' DAC1LIP<2:0>: DAC Left Channel Interrupt Flag Status bit ⁽¹⁾ 111 = Interrupt is priority 7 (highest priority interrupt) • • 001 = Interrupt is priority 1 000 = Interrupt source is disabled Dit 11 Unimplemented: Read as '0' DAC1RIP<2:0>: DAC Right Channel Interrupt Flag Status bit ⁽¹⁾	-	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'							
bit 14-12 DAC1LIP<2:0>: DAC Left Channel Interrupt Flag Status bit ⁽¹⁾ 111 = Interrupt is priority 7 (highest priority interrupt)	n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown				
000 = Interrupt source is disabledbit 11Unimplemented: Read as '0'DAC1RIP<2:0>: DAC Right Channel Interrupt Flag Status bit ⁽¹⁾		111 = Intern • •										
bit 10-8 DAC1RIP<2:0>: DAC Right Channel Interrupt Flag Status bit ⁽¹⁾												
	bit 11	Unimpleme	nted: Read as '	0'								
001 = Interrupt is priority 1 000 = Interrupt source is disabled	bit 10-8	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>										
bit 7-0 Unimplemented: Read as '0'	bit 7-0		•									

在这的TER 325132MP299 HNTER RUPT PRIORITY CONTROL REGISTER 19

Note 1: Interrupts are disabled on devices without DAC modules.

查询REGISTER 332C30N性REG: INTERRUPT CONTROL AND STATUS REGISTER

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0		
_	_		—		ILI	R<3:0>			
oit 15							bit 8		
U-0	R-0	R-0	R-0	R-0 R-0 R-0 R-0					
				VECNUM<6:0>	•				
bit 7							bit C		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set				'0' = Bit is clea	red	x = Bit is unkr	nown		
bit 11-8	ILR<3:0>: New CPU Interrupt Priority Level bits 1111 = CPU Interrupt Priority Level is 15 • • • • • • • • • • • • •								
bit 7		ted: Read as '	•						
bit 6-0	0111111 = In • •	<pre>VECNUM<6:0>: Vector Number of Pending Interrupt bits 0111111 = Interrupt Vector pending is number 135 0000001 = Interrupt Vector pending is number 9</pre>							

查询dsHinternupt2Sietupl件oceptures

7.4.1 INITIALIZATION

To configure an interrupt source at initialization:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level depends on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources can be programmed to the same non-zero value.

Note: At a device Reset, the IPCx registers are initialized such that all user interrupt sources are assigned to priority level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

7.4.2 INTERRUPT SERVICE ROUTINE

The method used to declare an ISR and initialize the IVT with the correct vector address depends on the programming language (C or assembler) and the language development tool suite used to develop the application.

In general, the user application must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the program re-enters the ISR immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

7.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

7.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using this procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the POP instruction can be used to restore the previous SR value.

Note:	Only user interrupts with a priority level of
	7 or lower can be disabled. Trap sources
	(level 8-level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

查询**8.9**PIC**DIREGIT MEMORY** ACCESS (DMA)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 38. Direct Memory Access (DMA) (Part III)" (DS70215) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Direct Memory Access (DMA) is a very efficient mechanism of copying data between peripheral SFRs (e.g., UART Receive register, Input Capture 1 buffer), and buffers or variables stored in RAM, with minimal CPU intervention. The DMA controller can automatically copy entire blocks of data without requiring the user software to read or write the peripheral Special Function Registers (SFRs) every time a peripheral interrupt occurs. The DMA controller uses a dedicated bus for data transfers and therefore, does not steal cycles from the code execution flow of the CPU. To exploit the DMA capability, the corresponding user buffers or variables must be located in DMA RAM.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 peripherals that can utilize DMA are listed in Table 8-1.

TABLE 6-1. DIVIA CHANNEL TO FE			
Peripheral to DMA Association	DMAxREQ Register IRQSEL<6:0> Bits	DMAxPAD Register Values to Read From Peripheral	DMAxPAD Register Values to Write to Peripheral
INT0 – External Interrupt 0	0000000	—	—
IC1 – Input Capture 1	0000001	0x0140 (IC1BUF)	—
OC1 – Output Compare 1 Data	0000010	—	0x0182 (OC1R)
OC1 – Output Compare 1 Secondary Data	0000010	—	0x0180 (OC1RS)
IC2 – Input Capture 2	0000101	0x0144 (IC2BUF)	—
OC2 – Output Compare 2 Data	0000110	—	0x0188 (OC2R)
OC2 – Output Compare 2 Secondary Data	0000110	—	0x0186 (OC2RS)
TMR2 – Timer2	0000111	—	—
TMR3 – Timer3	0001000	—	—
SPI1 – Transfer Done	0001010	0x0248 (SPI1BUF)	0x0248 (SPI1BUF)
UART1RX – UART1 Receiver	0001011	0x0226 (U1RXREG)	—
UART1TX – UART1 Transmitter	0001100	—	0x0224 (U1TXREG)
ADC1 – ADC1 convert done	0001101	0x0300 (ADC1BUF0)	—
UART2RX – UART2 Receiver	0011110	0x0236 (U2RXREG)	—
UART2TX – UART2 Transmitter	0011111	—	0x0234 (U2TXREG)
SPI2 – Transfer Done	0100001	0x0268 (SPI2BUF)	0x0268 (SPI2BUF)
ECAN1 – RX Data Ready	0100010	0x0440 (C1RXD)	_
PMP - Master Data Transfer	0101101	0x0608 (PMDIN1)	0x0608 (PMDIN1)
ECAN1 – TX Data Request	1000110	_	0x0442 (C1TXD)
DAC1 - Right Data Output	1001110	—	0x3F6 (DAC1RDAT)
DAC2 - Left Data Output	1001111	—	0x03F8 (DAC1LDAT)

TABLE 8-1: DMA CHANNEL TO PERIPHERAL ASSOCIATIONS

查询 例 A COMF 引短 M COMF 使 函数 identical data transfer channels.

Each channel has its own set of control and status registers. Each DMA channel can be configured to copy data either from buffers stored in dual port DMA RAM to peripheral SFRs, or from peripheral SFRs to buffers in DMA RAM.

The DMA controller supports the following features:

- Eight DMA channels
- Register Indirect With Post-increment Addressing mode
- Register Indirect Without Post-increment Addressing mode
- Peripheral Indirect Addressing mode (peripheral generates destination address)
- CPU interrupt after half or full block transfer complete

- Byte or word transfers
- · Fixed priority channel arbitration
- Manual (software) or Automatic (peripheral DMA requests) transfer initiation
- One-Shot or Auto-Repeat block transfer modes
- Ping-Pong mode (automatic switch between two DPSRAM start addresses after each block transfer complete)
- DMA request for each channel can be selected from any supported interrupt source
- · Debug support features

For each DMA channel, a DMA interrupt request is generated when a block transfer is complete. Alternatively, an interrupt can be generated when half of the block has been filled.




FIGURE 8-1: TOP LEVEL SYSTEM ARCHITECTURE USING A DEDICATED TRANSACTION BUS

查询制APIC 我MACMRegisterz商

Each DMAC Channel x (x = 0, 1, 2, 3, 4, 5, 6 or 7) contains the following registers:

- A 16-bit DMA Channel Control register (DMAxCON)
- A 16-bit DMA Channel IRQ Select register (DMAxREQ)
- A 16-bit DMA RAM Primary Start Address register (DMAxSTA)
- A 16-bit DMA RAM Secondary Start Address register (DMAxSTB)
- A 16-bit DMA Peripheral Address register (DMAxPAD)
- A 10-bit DMA Transfer Count register (DMAxCNT)

An additional pair of status registers, DMACS0 and DMACS1, are common to all DMAC channels. DMACS0 contains the DMA RAM and SFR write collision flags, XWCOLx and PWCOLx, respectively. DMACS1 indicates DMA channel and Ping-Pong mode status.

The DMAxCON, DMAxREQ, DMAxPAD and DMAxCNT are all conventional read/write registers. Reads of DMAxSTA or DMAxSTB reads the contents of the DMA RAM Address register. Writes to DMAxSTA or DMAxSTB write to the registers. This allows the user to determine the DMA buffer pointer value (address) at any time.

The interrupt flags (DMAxIF) are located in an IFSx register in the interrupt controller. The corresponding interrupt enable control bits (DMAxIE) are located in an IECx register in the interrupt controller, and the corresponding interrupt priority control bits (DMAxIP) are located in an IPCx register in the interrupt controller.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0				
CHEN	SIZE	DIR	HALF	NULLW	_	—	_				
bit 15							bit				
		D 444 0	D 444 0			D 444 0	R/W-0				
U-0	U-0										
	—	AMOD	E<1:0>	—		MODE					
bit 7							bit				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'					
-n = Value a	t POR	'1' = Bit is set	:	'0' = Bit is cle	ared	x = Bit is unkr	iown				
-											
bit 15	CHEN: Chan	nel Enable bit									
		1 = Channel enabled									
	0 = Channel										
bit 14		ransfer Size bi	l .								
	1 = Byte 0 = Word										
bit 13	DIR: Transfer Direction bit (source/destination bus select)										
	1 = Read from DMA RAM address, write to peripheral address										
	0 = Read from	m peripheral ac	dress, write t	o DMA RAM ad	dress						
bit 12	HALF: Early	Block Transfer	Complete Int	errupt Select bi	t						
	 1 = Initiate block transfer complete interrupt when half of the data has been moved 0 = Initiate block transfer complete interrupt when all of the data has been moved 										
			-	-	ne data has be	en moved					
bit 11		I Data Peripher									
	1 = Null data 0 = Normal o		eral in additio	n to dima raim	Write (DIR bit I	must also be cle	ar)				
bit 10-6		nted: Read as '	0'								
bit 5-4	-			Mode Select bit	s						
	11 = Reserved (acts as Peripheral Indirect Addressing mode)10 = Peripheral Indirect Addressing mode										
	01 = Register Indirect without Post-Increment mode										
h:4 0 0	-	r Indirect with F		nt mode							
bit 3-2	-	nted: Read as '									
bit 1-0				ode Select bits	nofor from the	each DMA RAM	huffor)				
		iol, Ping-Pong i ious, Ping-Pong		•			buller)				
		iot, Ping-Pong i									
		iot, i ing-i ong i	noues uisable	. u							

查福卡开G33ET32MG304供应应商MA CHANNEL

查询dsPIC33FJ32MC304供应商 REGISTER 8-2: DMAXREQ: DMA CHANNEL x IRQ SELECT REGISTER

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
FORCE ⁽¹⁾	_	_	_	_	—	_	_		
bit 15							bit 8		
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0		
—				IRQSEL6<6:0>	_(2)				
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown			
bit 15 FORCE: Force DMA Transfer bit ⁽¹⁾ 1 = Force a single DMA transfer (Manual mode) 0 = Automatic DMA transfer initiation by DMA request									
bit 14-7	Unimplemented: Read as '0'								
bit 6-0	IRQSEL<6:0>: DMA Peripheral IRQ Nu			ber Select bits	(2)				
0000000-1111111 = DMAIRQ0-DMAIRQ127 selected to be Channel DMAREQ									
Note 1 · T	he EORCE hit	cannot be clear	ad by the use		bit is cleared h	w hardware wh	on the forced		

- **Note 1:** The FORCE bit cannot be cleared by the user. The FORCE bit is cleared by hardware when the forced DMA transfer is complete.
 - 2: Refer to Table 7-1 for a complete listing of IRQ numbers for all interrupt sources.

查询dsPIC33FJ32MC304供应商 REGISTER 8-3: DMAxSTA: DMA CHANNEL x RAM START ADDRESS REGISTER A⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	A<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	pit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 STA<15:0>: Primary DMA RAM Start Address bits (source or destination)

Note 1: A read of this address register returns the current contents of the DMA RAM Address register, not the contents written to STA<15:0>. If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 8-4: DMAXSTB: DMA CHANNEL x RAM START ADDRESS REGISTER B⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
R/W-0	R/W-U	R/W-U	R/W-0	R/W-U	R/VV-0	R/W-U	R/W-U
			STE	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
10,00-0	10.00-0	10.00-0			10,00-0	10.00-0	10,00-0
			SI	3<7:0>			
bit 7							bit C
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
-n = Value at P				•			nown

bit 15-0 STB<15:0>: Secondary DMA RAM Start Address bits (source or destination)

Note 1: A read of this address register returns the current contents of the DMA RAM Address register, not the contents written to STB<15:0>. If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

查询dsPIC33FJ32MC304供应商 REGISTER 8-5: DMAXPAD: DMA CHANNEL x PERIPHERAL ADDRESS REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAE	0<7:0>			
bit 7							bit 0
Legend:							
-			••			1	
R = Readable	DIT	W = Writable b	oit	U = Unimplen	nented bit, rea	id as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-0 PAD<15:0>: Peripheral Address Register bits

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 8-6: DMAxCNT: DMA CHANNEL x TRANSFER COUNT REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	_	_	—	CNT<	9:8> ⁽²⁾
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
CNT<7:0> ⁽²⁾								
bit 7							bit 0	

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-10 Unimplemented: Read as '0'

bit 9-0 CNT<9:0>: DMA Transfer Count Register bits⁽²⁾

- **Note 1:** If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.
 - **2:** Number of DMA transfers = CNT<9:0> + 1.

R/C-0	R/C-0 R/C-0 R/	C-0 R/C-0	R/C-0	R/C-0	R/C-0				
PWCOL7	PWCOL6 PWCOL5 PW0	COL4 PWCOL3	PWCOL2	PWCOL1	PWCOL0				
bit 15					bit 8				
R/C-0	R/C-0 R/C-0 R/	C-0 R/C-0	R/C-0	R/C-0	R/C-0				
XWCOL7		COL4 XWCOL3	XWCOL2	XWCOL1	XWCOL0				
bit 7			XIIOOLL	XIIIOOLI	bit C				
Legend:			c = Clear only	hit					
R = Readabl	e bit W = Writable bit	U = Unimplem	5						
-n = Value at		'0' = Bit is clea		x = Bit is unkr	าดพุท				
					10111				
bit 15	PWCOL7: Channel 7 Peripheral W	rite Collision Flag bit							
	1 = Write collision detected								
	o = No write collision detected								
bit 14	PWCOL6: Channel 6 Peripheral W	rite Collision Flag bit							
	1 = Write collision detected								
L:1 4 0	0 = No write collision detected	leite Oellisien Elen bit							
bit 13	PWCOL5 : Channel 5 Peripheral W 1 = Write collision detected	rite Collision Flag bit							
	0 = No write collision detected								
bit 12	PWCOL4: Channel 4 Peripheral Write Collision Flag bit								
	1 = Write collision detected								
	0 = No write collision detected								
bit 11	PWCOL3: Channel 3 Peripheral Write Collision Flag bit								
	1 = Write collision detected								
	0 = No write collision detected								
bit 10	PWCOL2: Channel 2 Peripheral W	rite Collision Flag bit							
	1 = Write collision detected 0 = No write collision detected								
bit 9	PWCOL1: Channel 1 Peripheral W	rito Collision Elag hit							
DIL 9	1 = Write collision detected	The Collision Flag bit							
	0 = No write collision detected								
bit 8	PWCOL0: Channel 0 Peripheral W	rite Collision Flag bit							
	1 = Write collision detected	· ·							
	0 = No write collision detected								
bit 7	XWCOL7: Channel 7 DMA RAM W	/rite Collision Flag bit							
	1 = Write collision detected								
L:1 0	0 = No write collision detected								
bit 6	XWCOL6: Channel 6 DMA RAM W	Inte Collision Flag bit							
	 1 = Write collision detected 0 = No write collision detected 								
bit 5	XWCOL5: Channel 5 DMA RAM W	/rite Collision Flag bit							
	1 = Write collision detected								
	0 = No write collision detected								
bit 4	XWCOL4: Channel 4 DMA RAM W	/rite Collision Flag bit							
	1 = Write collision detected								
	0 = No write collision detected								

ACONTROLLER STATUS REGISTER 0

查询REGISTER 的 2mC3(DMACSE) DMA CONTROLLER STATUS REGISTER 0 (CONTINUED)

bit 3	XWCOL3: Channel 3 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 2	XWCOL2: Channel 2 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 1	XWCOL1: Channel 1 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 0	XWCOL0: Channel 0 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected

R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0 PPST7 PPST6 PPST5 PPST4 PPST3 PPST2 PPST1 PPST it 7	U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1				
R-0 R-0 R-0 R-0 R-0 R-0 R-0 R-0 PPST7 PPST6 PPST5 PPST4 PPST3 PPST2 PPST1 PPST it 7 r	_	_	_		LSTCH<3:0>							
PPST7 PPST6 PPST5 PPST4 PPST3 PPST2 PPST1 PPST1 egend: = Readable bit W = Writable bit U = Unimplemented bit, read as '0' it 15 Unimplemented: Read as '0' = Bit is cleared x = Bit is unknown it 15-12 Unimplemented: Read as '0' = Status to the served x = Bit is unknown it 11-8 LSTCH<3:0>: Last DMA Channel Active bits x = Bit is unknown x = Bit is unknown it 11-8 LSTCH<3:0>: Last DMA Channel Active bits x = Bit is unknown x = Bit is unknown it 11-1 NDMA transfer has occurred since system Reset x = Dit is cleared x = Bit is unknown it 11-1 Last data transfer was by DMA Channel 7 x = Dit is data transfer was by DMA Channel 6 x = Dit is data transfer was by DMA Channel 1 x = Dit is data transfer was by DMA Channel 2 x = Dit is data transfer was by DMA Channel 1 x = Dit is data transfer was by DMA Channel 1 x = Dit is data transfer was by DMA Channel 1 x = Dit is data transfer was by DMA Channel 1 x = Dit is data transfer was by DMA Channel 2 x = Dit is data transfer was by DMA Channel 1 x = Dit is data transfer was by DMA Channel 2 x = Dit is data transfer was by DMA Channel 2 x = Dit is data tra	bit 15							bit 8				
PPST7 PPST6 PPST5 PPST4 PPST3 PPST2 PPST1 PPST1 egend: = Readable bit W = Writable bit U = Unimplemented bit, read as '0' it 15 Unimplemented: Read as '0' = Bit is cleared x = Bit is unknown it 15-12 Unimplemented: Read as '0' = Status to the served x = Bit is unknown it 11-8 LSTCH<3:0>: Last DMA Channel Active bits x = Bit is unknown x = Bit is unknown it 11-8 LSTCH<3:0>: Last DMA Channel Active bits x = Bit is unknown x = Bit is unknown it 11-1 NDMA transfer has occurred since system Reset x = Dit is cleared x = Bit is unknown it 11-1 Last data transfer was by DMA Channel 7 x = Dit is data transfer was by DMA Channel 6 x = Dit is data transfer was by DMA Channel 1 x = Dit is data transfer was by DMA Channel 2 x = Dit is data transfer was by DMA Channel 1 x = Dit is data transfer was by DMA Channel 1 x = Dit is data transfer was by DMA Channel 1 x = Dit is data transfer was by DMA Channel 1 x = Dit is data transfer was by DMA Channel 2 x = Dit is data transfer was by DMA Channel 1 x = Dit is data transfer was by DMA Channel 2 x = Dit is data transfer was by DMA Channel 2 x = Dit is data tra												
<pre>it 7 egend: egend: it 7 egend: it 6 endet it is is it is set if it is elemented bit, read as '0' e Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown it 15-12 Unimplemented: Read as '0' it 15-12 Unimplemented: Read as '0' it 11-8 LSTCH<3:0>: Last DMA Channel Active bits 1111 = No DMA transfer has occurred since system Reset 1110-1000 = Reserved 0111 = Last data transfer was by DMA Channel 7 0110 = Last data transfer was by DMA Channel 5 0100 = Last data transfer was by DMA Channel 3 0010 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 3 0010 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0 011 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0 011 = Last data transfer was by DMA Channel 0 011 = Last data transfer was by DMA Channel 0 011 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0 011 = Last data transfer was by DMA Channel 0 011 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0 011 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA</pre>				1	1							
egend: = Readable bit W = Writable bit U = Unimplemented bit, read as '0' 1 = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown it 15-12 Unimplemented: Read as '0' it 11-8 LSTCH-3:0>: Last DMA Channel Active bits 1111 = No DMA transfer has occurred since system Reset 1110-1000 = Reserved 0111 = Last data transfer was by DMA Channel 6 0101 = Last data transfer was by DMA Channel 6 0101 = Last data transfer was by DMA Channel 6 0101 = Last data transfer was by DMA Channel 6 0101 = Last data transfer was by DMA Channel 1 0010 = Last data transfer was by DMA Channel 3 0010 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0 011 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0 011 = DMATSTA register selected 0 = DMATSTA register selected 0 = DMATSTA register selected 0 = DMASTA register selected 0 = DMASTB register selected 1 = DMASTB register selected 0 = DMASTB register selected 1 = DMASTB register se		PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0				
 a Readable bit W = Writable bit U = Unimplemented bit, read as '0' 1' - Bit is set '0' = Bit is cleared x = Bit is unknown it 15-12 Unimplemented: Read as '0' it 11-8 LSTCH-3:0:: Last DMA Channel Active bits 1111 = No DMA transfer has occurred since system Reset 1110-1000 = Reserved 0111 = Last data transfer was by DMA Channel 7 0110 = Last data transfer was by DMA Channel 5 0100 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 3 0001 = Last data transfer was by DMA Channel 1 0001 = Last data transfer was by DMA Channel 1 0001 = Last data transfer was by DMA Channel 1 0001 = Last data transfer was by DMA Channel 1 0001 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0 0001 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0 0001 = Last data transfer was by DMA Channel 0 0001 = Last data transfer selected 0 = DMATSTA register selected 0 = DMASTA register selected 1 = DMASTB register selected 0 = DMASTA register selected 0 = DMASTA register selected 1 = DMASTB register selected 0 = DMASTA register selected 1 = DMASTB register selected 1	DIT /							bit				
 a Readable bit W = Writable bit U = Unimplemented bit, read as '0' 1' - Bit is set '0' = Bit is cleared x = Bit is unknown it 15-12 Unimplemented: Read as '0' it 11-8 LSTCH-3:0:: Last DMA Channel Active bits 1111 = No DMA transfer has occurred since system Reset 1110-1000 = Reserved 0111 = Last data transfer was by DMA Channel 7 0110 = Last data transfer was by DMA Channel 5 0100 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 3 0001 = Last data transfer was by DMA Channel 1 0001 = Last data transfer was by DMA Channel 1 0001 = Last data transfer was by DMA Channel 1 0001 = Last data transfer was by DMA Channel 1 0001 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0 0001 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0 0001 = Last data transfer was by DMA Channel 0 0001 = Last data transfer selected 0 = DMATSTA register selected 0 = DMASTA register selected 1 = DMASTB register selected 0 = DMASTA register selected 0 = DMASTA register selected 1 = DMASTB register selected 0 = DMASTA register selected 1 = DMASTB register selected 1	l egend:											
n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown it 15-12 Unimplemented: Read as '0' Itta = No DMA transfer has occurred since system Reset 1111 = No DMA transfer has occurred since system Reset 1110-1000 = Reserved 0111 = Last data transfer was by DMA Channel 7 0110 = Last data transfer was by DMA Channel 6 0101 = Last data transfer was by DMA Channel 6 0101 = Last data transfer was by DMA Channel 1 0010 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 2 0001 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0 000 = DMA7STA register selected 0 0000 = Last data transfer was by DMA Channel 1 0000 = DMA7STA register selected 0 0 = DMA7STB register selected 0 0 DMA7STA register selected 0 = DMASSTB register selected 0 0 DMASSTA register selected 1 = DMASSTB register selected 0 0 DMASSTA register selected	-	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	nd as '0'					
 It 11-8 LSTCH<3:0>: Last DMA Channel Active bits 1111 = No DMA transfer has occurred since system Reset 1110 = Last data transfer was by DMA Channel 7 0110 = Last data transfer was by DMA Channel 6 0101 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 3 0010 = Last data transfer was by DMA Channel 1 0001 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 3 0010 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 4 0011 = DMATSTB register selected 0 = DMASTA register selected 0 = DMASTB register selected 0 = DMASTA register selected 0 = DMASTA register selected 0 = DMASTB register selected<td>-n = Value a</td><td>t POR</td><td>'1' = Bit is set</td><td></td><td>-</td><td></td><td></td><td>nown</td>	-n = Value a	t POR	'1' = Bit is set		-			nown				
 It 11-8 LSTCH<3:0>: Last DMA Channel Active bits 1111 = No DMA transfer has occurred since system Reset 1110 = Last data transfer was by DMA Channel 7 0110 = Last data transfer was by DMA Channel 6 0101 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 3 0010 = Last data transfer was by DMA Channel 1 0001 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 3 0010 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 4 0011 = DMATSTB register selected 0 = DMASTA register selected 0 = DMASTB register selected 0 = DMASTA register selected 0 = DMASTA register selected 0 = DMASTB register selected<td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td>												
 1111 = No DMA transfer has occurred since system Reset 1110-1000 = Reserved 0111 = Last data transfer was by DMA Channel 7 0110 = Last data transfer was by DMA Channel 6 0101 = Last data transfer was by DMA Channel 5 0100 = Last data transfer was by DMA Channel 3 0010 = Last data transfer was by DMA Channel 3 0010 = Last data transfer was by DMA Channel 3 0010 = Last data transfer was by DMA Channel 3 0010 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0 0010 = Last data transfer was by DMA Channel 0 0010 = Last data transfer was by DMA Channel 0 0010 = Last data transfer was by DMA Channel 0 0000 = Last data transfer was by DMA Channel 0 0000 = Last data transfer selected 0 = DMA7STB register selected 0 = DMA7STB register selected 0 = DMA7STA register selected 0 = DMA5STA register selected 0 = DMA5STA register selected 0 = DMA5STB register selected 0 = DMA4STB register selected 0 = DMA4STA register selected 0 = DMA2STA register selected 0 = DMA4STB register selected 0 = DMA2STA register selected 0 = DMA2STA register selected 0 = DMA2STB register selected 0 = DMA2STB register selected 0 = DMA2STB register selecte	bit 15-12	Unimplemer	nted: Read as '	0'								
 1110-1000 = Reserved 0111 = Last data transfer was by DMA Channel 7 0110 = Last data transfer was by DMA Channel 6 0101 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 2 0010 = Last data transfer was by DMA Channel 2 0011 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0 1 = DMA7STB register selected 0 = DMA7STA register selected 0 = DMA6STB register selected 0 = DMA6STA register selected 0 = DMA4STA register selected 0 = DMA3STA register selected 0 = DMA3STA register selected 0 = DMA2STB register se	bit 11-8											
 0111 = Last data transfer was by DMA Channel 7 0110 = Last data transfer was by DMA Channel 6 0101 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 3 0010 = Last data transfer was by DMA Channel 2 0001 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0 it 7 PPST7: Channel 7 Ping-Pong Mode Status Flag bit 1 = DMA7STB register selected 0 = DMA6STB register selected 0 = DMA5STB register selected 0 = DMA5STA register selected 0 = DMA4STB register selected 0 = DMA3STB register selected 0 = DMA3STA register selected 0 = DMA3STB register selected 0 = DMA3STB register selected 0 = DMA3STB register selected<				s occurred sin	ce system Res	et						
 0110 = Last data transfer was by DMA Channel 6 0101 = Last data transfer was by DMA Channel 5 0100 = Last data transfer was by DMA Channel 3 0010 = Last data transfer was by DMA Channel 2 0001 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0 it 7 PPST7: Channel 7 Ping-Pong Mode Status Flag bit 1 = DMA7STB register selected 0 = DMA6STB register selected 0 = DMA6STA register selected 0 = DMA6STB register selected 0 = DMA6STB register selected 0 = DMA6STB register selected 0 = DMA5STA register selected 0 = DMA4STB register selected 0 = DMA3STA register selected 0 = DMA3STA register selected 0 = DMA3STA register selected 0 = DMA2STB register selected 0 =				as by DMA Ch	annel 7							
 0100 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 3 0010 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0 t 7 PPST7: Channel 7 Ping-Pong Mode Status Flag bit 1 = DMA7STB register selected 0 = DMA7STA register selected 0 = DMA6STA register selected 0 = DMA5STB register selected 0 = DMA5STB register selected 0 = DMA5STA register selected 0 = DMA5STA register selected 0 = DMA3STA register selected 0 = DMA3STB register selected 0 = DMA3STB register selected 0 = DMA3STB register selected 0 = DMA2STB register selected												
0011 = Last data transfer was by DMA Channel 3 0010 = Last data transfer was by DMA Channel 2 0000 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0 it 7 PPST7: Channel 7 Ping-Pong Mode Status Flag bit 1 = DMA7STB register selected 0 = DMA7STA register selected 0 = DMA7STA register selected 0 = DMA7STA register selected 0 = DMA6STB register selected 0 = DMA6STB register selected 0 = DMA6STB register selected 0 = DMA5STB register selected 0 = DMA4STB register selected 0 = DMA3STB register selected 0 = DMA3STB register selected 0 = DMA3STA register selected 0 = DMA3STA register selected 0 = DMA2STB register selected 0 = DMA2STA register selected 0 = DMA3STA register selected <t< td=""><td rowspan="4"></td><td colspan="10">0101 = Last data transfer was by DMA Channel 5</td></t<>		0101 = Last data transfer was by DMA Channel 5										
0010 = Last data transfer was by DMA Channel 2 0001 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0 it 7 PPST7 : Channel 7 Ping-Pong Mode Status Flag bit 1 = DMA7STB register selected 0 it 6 PPST6 : Channel 6 Ping-Pong Mode Status Flag bit 1 = DMA6STB register selected 0 0 = DMA7STA register selected 0 0 = DMA6STB register selected 0 1 = DMA6STB register selected 0 0 = DMA6STA register selected 0 0 = DMA6STA register selected 0 0 = DMA4STA register selected 0 1 = DMA4STB register selected 0 0 = DMA3STA register selected 0 1 = DMA3STB register selected 0 0 = DMA3STA register selected 0 1 = DMA2STB register selected 0 0 = DMA2STB register selected 0 1 = DMA2STB register selected 0 1 = DMA1STA register sele												
0001 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0 it 7 PPST7: Channel 7 Ping-Pong Mode Status Flag bit 1 = DMA7STB register selected 0 0 = DMA7STA register selected 0 1 = DMA6STB register selected 0 0 = DMA6STA register selected 0 0 = DMA6STB register selected 0 0 = DMA6STB register selected 0 0 = DMA5STA register selected 0 0 = DMA5STB register selected 0 0 = DMA5STB register selected 0 0 = DMA5STB register selected 0 0 = DMA5STA register selected 0 0 = DMA4STA register selected 0 0 = DMA4STA register selected 0 0 = DMA4STA register selected 0 1 = DMA4STB register selected 0 0 = DMA4STA register selected 0 1 = DMA3STB register selected 0 0 = DMA3STA register selected 0 1 = DMA3STB register selected 0 0 = DMA2STB register selected 0 0 = DMA2STB register selected 0 0 = DMA2STB register selected 0 </td <td colspan="10"></td>												
 0000 = Last data transfer was by DMA Channel 0 it 7 PPST7: Channel 7 Ping-Pong Mode Status Flag bit DMA7STB register selected DMA7STA register selected DMA7STB register selected it 6 PPST6: Channel 6 Ping-Pong Mode Status Flag bit DMA6STB register selected DMA6STB register selected DMA6STA register selected DMA6STA register selected DMA5STB register selected DMA5STA register selected DMA4STB register selected DMA4STB register selected DMA4STB register selected DMA3STB register selected DMA3STB register selected DMA3STA register selected DMA3STA register selected DMA2STB register selected DMA2STA register selected DMA2STA register selected DMA2STA register selected DMA2STA register selected DMA2STB register selected DMA2STB register selected DMA1STB register selected DMA1STB register selected DMA1STB register selected<td colspan="10"></td>												
 1 = DMA7STB register selected 0 = DMA7STA register selected 0 = DMA7STA register selected 1 = DMA6STB register selected 0 = DMA6STA register selected 0 = DMA6STA register selected 0 = DMA6STA register selected 0 = DMA5STB register selected 0 = DMA5STB register selected 0 = DMA5STB register selected 0 = DMA5STA register selected 0 = DMA4STB register selected 0 = DMA4STA register selected 0 = DMA3STB register selected 0 = DMA3STA register selected 0 = DMA3STA register selected 0 = DMA2STA register selected 0 = DMA1STB register selected 0 = DMA1STA register selected 												
 0 = DMA7STA register selected it 6 PPST6: Channel 6 Ping-Pong Mode Status Flag bit DMA6STB register selected DMA6STA register selected DMA6STA register selected it 5 PPST5: Channel 5 Ping-Pong Mode Status Flag bit DMA5STB register selected DMA5STB register selected DMA5STA register selected DMA4STB register selected DMA4STA register selected DMA4STA register selected DMA3STB register selected DMA3STB register selected DMA3STA register selected DMA3STA register selected DMA3STA register selected DMA3STA register selected DMA2STA register selected DMA1STB register selected DMA1STB register selected DMA1STB register selected DMA1STB register selected DMA1STA register selected DMA0STB register selected 	oit 7	PPST7: Channel 7 Ping-Pong Mode Status Flag bit										
 1 = DMA6STB register selected 0 = DMA6STA register selected 0 = DMA6STA register selected 1 = DMA5STB register selected 0 = DMA5STA register selected 0 = DMA5STA register selected 1 = DMA4STB register selected 0 = DMA4STA register selected 0 = DMA3STA register selected 0 = DMA3STA register selected 0 = DMA3STA register selected 0 = DMA2STB register selected 0 = DMA2STA register selected 0 = DMA1STA register selected 1 = DMA0STB register selected 			•									
 0 = DMA6STA register selected it 5 PPST5: Channel 5 Ping-Pong Mode Status Flag bit 1 = DMA5STB register selected 0 = DMA5STA register selected it 4 PPST4: Channel 4 Ping-Pong Mode Status Flag bit 1 = DMA4STB register selected 0 = DMA4STA register selected 0 = DMA3STB register selected 0 = DMA3STA register selected 0 = DMA3STA register selected 0 = DMA2STB register selected 0 = DMA2STB register selected 0 = DMA2STA register selected 0 = DMA1STA register selected 	bit 6	PPST6: Cha	-									
 1 = DMA5STB register selected 0 = DMA5STA register selected it 4 PPST4: Channel 4 Ping-Pong Mode Status Flag bit 1 = DMA4STB register selected 0 = DMA4STA register selected 0 = DMA4STA register selected 0 = DMA3STB register selected 0 = DMA3STB register selected 0 = DMA3STA register selected 0 = DMA2STA register selected 0 = DMA2STA register selected 0 = DMA2STA register selected 0 = DMA1STB register selected 0 = DMA1STB register selected 0 = DMA1STB register selected 1 = DMA1STB register selected 												
 0 = DMA5STA register selected it 4 PPST4: Channel 4 Ping-Pong Mode Status Flag bit 1 = DMA4STB register selected 0 = DMA4STA register selected it 3 PPST3: Channel 3 Ping-Pong Mode Status Flag bit 1 = DMA3STB register selected 0 = DMA3STA register selected 0 = DMA2STB register selected 0 = DMA2STB register selected 0 = DMA2STA register selected 0 = DMA1STB register selected 0 = DMA1STA register selected 0 = DMA1STA register selected 1 = DMA1STB register selected 	bit 5	PPST5: Cha	nnel 5 Ping-Poi	ng Mode Statu	s Flag bit							
 1 = DMA4STB register selected 0 = DMA4STA register selected it 3 PPST3: Channel 3 Ping-Pong Mode Status Flag bit 1 = DMA3STB register selected 0 = DMA3STA register selected it 2 PPST2: Channel 2 Ping-Pong Mode Status Flag bit 1 = DMA2STB register selected 0 = DMA2STA register selected it 1 PPST1: Channel 1 Ping-Pong Mode Status Flag bit 1 = DMA1STB register selected 0 = DMA1STA register selected it 0 PPST0: Channel 0 Ping-Pong Mode Status Flag bit 1 = DMA0STB register selected 												
 0 = DMA4STA register selected it 3 PPST3: Channel 3 Ping-Pong Mode Status Flag bit 1 = DMA3STB register selected 0 = DMA3STA register selected it 2 PPST2: Channel 2 Ping-Pong Mode Status Flag bit 1 = DMA2STB register selected 0 = DMA2STA register selected it 1 PPST1: Channel 1 Ping-Pong Mode Status Flag bit 1 = DMA1STB register selected 0 = DMA1STA register selected it 0 PPST0: Channel 0 Ping-Pong Mode Status Flag bit 1 = DMA0STB register selected 	bit 4	PPST4: Cha	nnel 4 Ping-Poi	ng Mode Statu	s Flag bit							
 1 = DMA3STB register selected 0 = DMA3STA register selected it 2 PPST2: Channel 2 Ping-Pong Mode Status Flag bit 1 = DMA2STB register selected 0 = DMA2STA register selected it 1 PPST1: Channel 1 Ping-Pong Mode Status Flag bit 1 = DMA1STB register selected 0 = DMA1STA register selected it 0 PPST0: Channel 0 Ping-Pong Mode Status Flag bit 1 = DMA0STB register selected 												
 0 = DMA3STA register selected it 2 PPST2: Channel 2 Ping-Pong Mode Status Flag bit 1 = DMA2STB register selected 0 = DMA2STA register selected it 1 PPST1: Channel 1 Ping-Pong Mode Status Flag bit 1 = DMA1STB register selected 0 = DMA1STA register selected it 0 PPST0: Channel 0 Ping-Pong Mode Status Flag bit 1 = DMA0STB register selected 	bit 3	PPST3: Cha	nnel 3 Ping-Poi	ng Mode Statu	s Flag bit							
 1 = DMA2STB register selected 0 = DMA2STA register selected it 1 PPST1: Channel 1 Ping-Pong Mode Status Flag bit 1 = DMA1STB register selected 0 = DMA1STA register selected it 0 PPST0: Channel 0 Ping-Pong Mode Status Flag bit 1 = DMA0STB register selected 												
 0 = DMA2STA register selected it 1 PPST1: Channel 1 Ping-Pong Mode Status Flag bit 1 = DMA1STB register selected 0 = DMA1STA register selected it 0 PPST0: Channel 0 Ping-Pong Mode Status Flag bit 1 = DMA0STB register selected 	bit 2	-										
 1 = DMA1STB register selected 0 = DMA1STA register selected it 0 PPST0: Channel 0 Ping-Pong Mode Status Flag bit 1 = DMA0STB register selected 		1 = DMA2STB register selected										
 0 = DMA1STA register selected it 0 PPST0: Channel 0 Ping-Pong Mode Status Flag bit 1 = DMA0STB register selected 	bit 1	PPST1: Cha	nnel 1 Ping-Poi	ng Mode Statu	s Flag bit							
1 = DMA0STB register selected			-									
	bit 0	PPST0: Cha	nnel 0 Ping-Poi	ng Mode Statu	s Flag bit							

查询REGISTER B9MC30SADRAMOST RECENT DMA RAM ADDRESS

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAD)R<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAI	DR<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable			t	U = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-0 DSADR<15:0>: Most Recent DMA RAM Address Accessed by DMA Controller bits

查句ESPIC33FJ32MC304供应商

查询919PIC30SCILLATORCONFIGURATION


- This data sheet summarizes the features Note 1: of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 39. Oscillator (Part III)" (DS70216) of the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0** "**Memory Organization**" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 oscillator system provides:

- External and internal oscillator options as clock sources
- An on-chip Phase-Locked Loop (PLL) to scale the internal operating frequency to the required system clock frequency
- An internal FRC oscillator that can also be used with the PLL, thereby allowing full-speed operation without any external clock generation hardware
- · Clock switching between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- A Clock Control register (OSCCON)
- Non-volatile Configuration bits for main oscillator selection.
- · An auxiliary crystal oscillator for audio DAC

A simplified diagram of the oscillator system is shown in Figure 9-1.

FIGURE 9-1: dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/ X04 OSCILLATOR SYSTEM DIAGRAM



查询dsFCPBBCJOCking) Syste商

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices provide seven system clock options:

- Fast RC (FRC) Oscillator
- FRC Oscillator with Phase Locked Loop (PLL)
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- Secondary (LP) Oscillator
- · Low-Power RC (LPRC) Oscillator
- · FRC Oscillator with postscaler

9.1.1 SYSTEM CLOCK SOURCES

The Fast RC (FRC) internal oscillator runs at a nominal frequency of 7.37 MHz. User software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> (CLKDIV<10:8>) bits.

The primary oscillator can use one of the following as its clock source:

- Crystal (XT): Crystals and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- High-Speed Crystal (HS): Crystals in the range of 10 MHz to 40 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- External Clock (EC): External clock signal is directly applied to the OSC1 pin.

The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses the SOSCI and SOSCO pins.

The Low-Power RC (LPRC) internal oscillator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip PLL to provide a wide range of output frequencies for device operation. PLL configuration is described in **Section 9.1.4 "PLL Configuration"**.

The FRC frequency depends on the FRC accuracy (see Table 31-19) and the value of the FRC Oscillator Tuning register (see Register 9-4).

9.1.2 SYSTEM CLOCK SELECTION

The oscillator source used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to Section 28.1 "Configuration Bits" for further details.) The Initial Oscillator Selection Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Configuration Select bits. POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose among 12 different clock modes, shown in Table 9-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected) Fosc is divided by 2 to generate the device instruction clock (FCY) and the peripheral clock time base (FP). FCY defines the operating speed of the device, and speeds up to 40 MHz are supported by the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 architecture.

Instruction execution speed or device operating frequency, FCY, is given by:

EQUATION 9-1: DEVICE OPERATING FREQUENCY

FCY = FOSC/2

9.1.3 AUXILIARY OSCILLATOR

The Auxiliary Oscillator (AOSC) can be used for peripheral that needs to operate at a frequency unrelated to the system clock such as DAC.

The Auxiliary Oscillator can use one of the following as its clock source:

Crystal (XT): Crystal and ceramic resonators in the range of 3 Mhz to 10 Mhz. The crystal is connected to the SOCI and SOSCO pins.

High-Speed Crystal (HS): Crystals in the range of 10 to 40 Hz. The crystal is connected to the SOSCI and SOSCO pins.

External Clock (EC): External clock signal up to 64 Mhz. The external clock signal is directly applied to SOSCI pin.

查询知3.PIC33PI3.200%F4GURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides significant flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 9-2.

The output of the primary oscillator or FRC, denoted as 'FIN', is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected in the range of 0.8 MHz to 8 MHz. The prescale factor 'N1' is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor 'M,' by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor 'N2.' This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be either 2, 4 or 8, and must be selected such that the PLL output frequency (Fosc) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS. For a primary oscillator or FRC oscillator, output 'FIN', the PLL output 'FOSC' is given by:

EQUATION 9-2: Fosc CALCULATION

$$FOSC = FIN \cdot \left(\frac{M}{N1 \cdot N2}\right)$$

For example, suppose a 10 MHz crystal is being used with the selected oscillator mode of XT with PLL.

- If PLLPRE<4:0> = 0, then N1 = 2. This yields a VCO input of 10/2 = 5 MHz, which is within the acceptable range of 0.8 MHz - 8 MHz.
- If PLLDIV<8:0> = 0x1E, then M = 32. This yields a VCO output of 5 x 32 = 160 MHz, which is within the 100 MHz - 200 MHz ranged needed.
- If PLLPOST<1:0> = 0, then N2 = 2. This provides a Fosc of 160/2 = 80 MHz. The resultant device operating speed is 80/2 = 40 MIPS.

EQUATION 9-3: XT WITH PLL MODE EXAMPLE





FIGURE 9-2: dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/ X04 PLL BLOCK DIAGRAM



Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	Note	
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	xx	111	1, 2	
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	xx	110	1	
Low-Power RC Oscillator (LPRC)	Internal	xx	101	1	
Secondary (Timer1) Oscillator (Sosc)	Secondary	xx	100	1	
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	-	
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	-	
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1	
Primary Oscillator (HS)	Primary	10	010	—	
Primary Oscillator (XT)	Primary	01	010	—	
Primary Oscillator (EC)	Primary	00	010	1	
Fast RC Oscillator with PLL (FRCPLL)	Internal	xx	001	1	
Fast RC Oscillator (FRC)	Internal	xx	000	1	

TABLE PIT 33F CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

查询REGISTER 932MC30 经交通: OSCILLATOR CONTROL REGISTER⁽¹⁾

U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y					
_		COSC<2:0>										
bit 15	·						bit 8					
D 4 4 4				- - - - - - - - - -		D 444 0	5444.0					
R/W-0	R/W-0	R-0	U-0	R/C-0	U-0	R/W-0	R/W-0					
CLKLOCK	IOLOCK	LOCK	—	CF		LPOSCEN	OSWEN					
bit 7							bit (
Legend:		v = Value set	from Configu	ration bits on P	OR	C = Clea	r only bit					
R = Readable	e bit	W = Writable	Ũ		mented bit, rea		· · · · , · · ·					
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own					
							-					
bit 15	Unimplemen	ted: Read as '	0'									
bit 14-12	COSC<2:0>:	Current Oscilla	ator Selection	bits (read-only	')							
		C oscillator (FF										
		C oscillator (FF										
		y oscillator (XT y oscillator (XT										
		100 = Secondary oscillator (Sosc) 101 = Low-Power RC oscillator (LPRC)										
		110 = Fast RC oscillator (FRC) with Divide-by-16										
		C oscillator (FF		e-by-n								
bit 11	-	ited: Read as '		(2)								
bit 10-8	NOSC<2:0>: New Oscillator Selection bits ⁽²⁾											
		000 = Fast RC oscillator (FRC)										
		001 = Fast RC oscillator (FRC) with PLL 010 = Primary oscillator (XT, HS, EC)										
		y oscillator (XT		ו PLL								
		dary oscillator										
		101 = Low-Power RC oscillator (LPRC) 110 = Fast RC oscillator (FRC) with Divide-by-16										
		C oscillator (FF										
bit 7		Clock Lock Ena	,	0.09.11								
	If clock switch	ning is enabled	and FSCM is	disabled, (FO	SC <fcksm> :</fcksm>	= 0b01)						
		itching is disab				<u>,</u>						
		•		lock source ca	n be modified b	by clock switching	g					
bit 6		IOLOCK: Peripheral Pin Select Lock bit 1 = Peripherial pin select is locked, write to peripheral pin select registers not allowed										
	•	•			•							
bit 5	-	 Peripherial pin select is not locked, write to peripheral pin select registers allowed LOCK: PLL Lock Status bit (read-only) 										
		s that PLL is in		tart-up timer is	satisfied							
		s that PLL is ou				L is disabled						
bit 4	Unimplemen	ted: Read as '	0'									
bit 3	CF: Clock Fa	il Detect bit (re	ad/clear by ap	oplication)								
		as detected clo										
	0 = FSCM hat	as not detected	I clock failure									
Note 1. M	Vrites to this reai	ster require an	unlock seque	nce Referto S	ection 30 "O	scillator (Part III)" (DS70216					
						icrochip website)						
		-				CPLL mode are						

2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

BEGISTER 33FJ3210SCC DNT/OSCILLATOR CONTROL REGISTER⁽¹⁾ (CONTINUED)

bit 2	Unimplemented: Read as '0'
bit 1	LPOSCEN: Secondary (LP) Oscillator Enable bit
	1 = Enable secondary oscillator
	 Disable secondary oscillator

bit 0 OSWEN: Oscillator Switch Enable bit

- 1 = Request oscillator switch to selection specified by NOSC<2:0> bits
- 0 = Oscillator switch is complete
- **Note 1:** Writes to this register require an unlock sequence. Refer to **Section 39. "Oscillator (Part III)"** (DS70216) in the *"dsPIC33F/PIC24H Family Reference Manual"* (available from the Microchip website) for details.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

查询REGISTER 1932MC3004 KDIV高CLOCK DIVISOR REGISTER

R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0			
ROI		DOZE<2:0>		DOZEN ⁽¹⁾	F	RCDIV<2:0>				
bit 15							bit 8			
R/W-0	R/W-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
-	OST<1:0>		10,00-0	10.00-0	PLLPRE<4:0>	1000-0	10,00-0			
bit 7	00131.02						bit (
Legend:		y = Value set	from Configu	ration bits on PC	DR					
R = Readabl	le bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'				
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15	1 = Interrupts		ZEN bit and	the processor cl	ock/peripheral o	clock ratio is se	et to 1:1			
	0 = Interrupts	s have no effect	t on the DOZ	EN bit						
bit 14-12	000 = Fcy/1 001 = Fcy/2 010 = Fcy/4 011 = Fcy/8 (100 = Fcy/32 110 = Fcy/64 111 = Fcy/12									
bit 11	1 = DOZE<2		ies the ratio b	petween the peripole forced to 1:1	pheral clocks a	nd the process	or clocks			
bit 10-8	 Processor clock/peripheral clock ratio forced to 1:1 FRCDIV<2:0>: Internal Fast RC Oscillator Postscaler bits 									
	000 = FRC di 001 = FRC di 010 = FRC di 011 = FRC di 100 = FRC di 101 = FRC di 110 = FRC di 111 = FRC di	vide by 4 vide by 8 vide by 16 vide by 32 vide by 64	ault)							
bit 7-6	PLLPOST<1:	0>: PLL VCO	Output Divide	er Select bits (als	so denoted as 'I	N2', PLL posts	caler)			
	00 = Output/2 01 = Output/4 10 = Reserve 11 = Output/8	(default) d								
bit 5	Unimplemen	ted: Read as '	0'							
bit 4-0	PLLPRE<4:0 00000 = Inpu 00001 = Inpu	t/2 (default)	Detector Inpu	ut Divider bits (al	so denoted as '	N1', PLL preso	caler)			
	•									
	11111 = Inpu	t/33								

Note 1: This bit is cleared when the ROI bit is set and an interrupt occurs.

REGISTERS	3 5 .J32M6 <u>30</u> #		DBACK DI	VISOR REGIS	TER		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0 ⁽¹⁾
	_				_	_	PLLDIV<8>
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
			PLLC)IV<7:0>			
bit 7							bit (
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknow			known	

bit 15-9 Unimplemented: Read as '0'

bit 8-0

查询REGISTER B34MC3 CS 如 FRC OSCILLATOR TUNING REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	_	—	—	—		—	—				
bit 15							bit 8				
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_				TUN	<5:0> ⁽¹⁾						
bit 7							bit 0				
Legend:											
R = Readable	e bit	W = Writable		U = Unimpler	nented bit, read	l as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown				
bit 15-6	•	ted: Read as '									
bit 5-0		TUN<5:0>: FRC Oscillator Tuning bits ⁽¹⁾									
	011111 = Center frequency +11.625% (8.23 MHz)										
	011110 = Center frequency +11.25% (8.20 MHz)										
	•										
	• 000001 = Center frequency +0.375% (7.40 MHz)										
	000001 = Center frequency + 0.375% (7.40 MHz) 000000 = Center frequency (7.37 MHz nominal)										
		111111 = Center frequency -0.375% (7.345 MHz)									
	•										
	•										
	•										
		enter frequency									
	100000 = Ce	enter frequency	-12% (6.49 M	lHz)							

Note 1: OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation and is neither characterized nor tested.

REGISTER	335:J32MACOLK		ARY CLOC		CONTROL RE	GISTER				
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	_	SELACLK	AOSC	MD<1:0>	A	PSTSCLR<2:0	>			
bit 15							bit 8			
R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
ASRCSEL			_							
bit 7							bit C			
Legend:										
R = Readabl	e bit	W = Writable bit		U = Unimplemented bit, read as '0'						
-n = Value at	POR	'1' = Bit is set	et '0' = Bit is cle		eared	ared x = Bit is unknown				
bit 15-14	Unimplemen	ted: Read as 'o)'							
bit 13	SELACLK: S	elect Auxiliary (Clock Source	e for Auxiliary C	Clock Divider					
	•	•			uxiliary Clock Di Auxiliary Clock					
bit 12-11	AOSCMD<1:	AOSCMD<1:0>: Auxiliary Oscillator Mode								
	10 = XT Osci 01 = HS Osci	rnal Clock Mod llator Mode Sel llator Mode Sel Oscillator Disa	ect ect	t)						

	00 = Auxiliary Oscillator Disabled (default)
bit 10-8	APSTSCLR<2:0>: Auxiliary Clock Output Divider
	111 = divided by 1
	110 = divided by 2
	101 = divided by 4
	100 = divided by 8
	011 = divided by 16
	010 = divided by 32
	001 = divided by 64
	000 = divided by 256 (default)
bit 7	ASRCSEL: Select Reference Clock Source for Auxiliary Clock
	1 = Primary Oscillator is the Clock Source0 = Auxiliary Oscillator is the Clock Source

bit 6-0 Unimplemented: Read as '0'

查询到2PIC Clock Switching Operation

Applications are free to switch among any of the four clock sources (Primary, LP, FRC and LPRC) under software control at any time. To limit the possible side effects of this flexibility, dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices have a safeguard lock built into the switch process.

Note: Primary Oscillator mode has three different submodes (XT, HS and EC), which are determined by the POSCMD<1:0> Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch among the different primary submodes without reprogramming the device.

9.2.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the Configuration register must be programmed to '0'. (Refer to **Section 28.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSC control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC bits (OSCCON<14:12>) reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

9.2.2 OSCILLATOR SWITCHING SEQUENCE

Performing a clock switch requires this basic sequence:

- 1. If desired, read the COSC bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- Write the appropriate value to the NOSC control bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit (OSCCON<0>) to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

1. The clock switching hardware compares the COSC status bits with the new value of the NOSC control bits. If they are the same, the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.

- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and the CF (OSCCON<3>) status bits are cleared.
- 3. The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC bit values are transferred to the COSC status bits.
- 6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or LP (if LPOSCEN remains set).

Note 1: The processor continues to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.

- 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
- 3: Refer to Section 39. "Oscillator (Part III)" (DS70216) in the "dsPIC33F/ PIC24H Family Reference Manual" for details.

9.3 Fail-Safe Clock Monitor (FSCM)

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by programming. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the Watchdog Timer.

In the event of an oscillator failure, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. Then the application program can either attempt to restart the oscillator or execute a controlled shutdown. The trap can be treated as a warm Reset by simply loading the Reset address into the oscillator fail trap vector.

If the PLL multiplier is used to scale the system clock, the internal FRC is also multiplied by the same factor on clock failure. Essentially, the device switches to FRC with PLL on a clock failure.

^{© 2009} Microchip Technology Inc.

查句ESPIC33FJ32MC304供应商

查询LO.OIC BOWER SAXING FEATURES

- Note 1: This data sheet summarizes the features dsPIC33FJ32MC302/304, of the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 9. Watchdog Timer and Power Savings Modes" (DS70196) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power.

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices can manage power consumption in four ways:

- Clock frequency
- Instruction-based Sleep and Idle modes
- · Software-controlled Doze mode
- · Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

10.1 Clock Frequency and Clock Switching

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 9.0 "Oscillator Configuration"**.

10.2 Instruction-Based Power-Saving Modes

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembler syntax of the PWRSAV instruction is shown in Example 10-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to wake up.

10.2.1 SLEEP MODE

The following occur in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals can continue to operate. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled.

The device wakes up from Sleep mode on any of the these events:

- Any interrupt source that is individually enabled
- Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV #SLEEP_MODE ; Put the device into SLEEP mode
PWRSAV #IDLE_MODE ; Put the device into IDLE mode

都說 asp1 (CDBE MODE 304 供应商

The following occur in Idle mode:

- The CPU stops executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device wakes from Idle mode on any of these events:

- Any interrupt that is individually enabled
- Any device Reset
- A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2 to 4 cycles later), starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

10.3 Doze Mode

The preferred strategies for reducing power consumption are changing clock speed and invoking one of the power-saving modes. In some circumstances, this cannot be practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed can introduce communication errors, while using a power-saving mode can stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate. Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

Programs can use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. An automatic return to full-speed CPU operation on interrupts can be enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the ECAN module has been configured for 500 kbps based on this device operating speed. If the device is placed in Doze mode with a clock frequency ratio of 1:4, the ECAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

10.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have effect and read values are invalid.

A peripheral module is enabled only if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific dsPIC[®] DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD	PWM1MD	
bit 15				-1	1	-11	bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD		C1MD	AD1MD
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	e bit	U = Unimplen	nented bit, rea	d as '0'	
n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkno	own
bit 15	T5MD: Time	er5 Module Disa	able bit				
		module is disab					
	0 = Timer5	module is enabl	ed				
bit 14		er4 Module Disa					
	-	module is disab module is enabl					
bit 13		er3 Module Disa					
511 15		module is disab					
		module is enabl					
bit 12	T2MD: Time	er2 Module Disa	able bit				
		module is disab					
	0 = Timer2	module is enabl	ed				
bit 11		er1 Module Disa					
		module is disab module is enabl					
bit 10	-	EI1 Module Dis					
		odule is disable					
		odule is enable					
bit 9	PWM1MD:	PWM1 Module	Disable bit				
	1 = PWM1 I	module is disab	led				
		module is enabl					
bit 8	-	ented: Read as					
bit 7		C1 Module Disa					
		odule is disabled					
hit G		RT2 Module Dis					
bit 6		module is disat					
		module is enab					
bit 5	U1MD: UAF	RT1 Module Dis	able bit				
	-	module is disat					
		module is enab					
bit 4		PI2 Module Disa					
	-	odule is disable odule is enableo					
bit 3		PI1 Module Disa					
		odule is disable					
	-						
	0 = SPII m	odule is enabled	1				

查

查EGISTER 310-132MRMD4供在R留HERAL MODULE DISABLE CONTROL REGISTER 1 (CONTINUED)

- bit 1
 C1MD: ECAN1 Module Disable bit

 1 = ECAN1 module is disabled
 0 = ECAN1 module is enabled

 bit 0
 AD1MD: ADC1 Module Disable bit
 - 1 = ADC1 module is disabled 0 = ADC1 module is enabled

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0			
IC8MD	IC7MD	—	_	_	—	IC2MD	IC1MD			
bit 15							bit			
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	_	_		OC4MD	OC3MD	OC2MD	OC1MD			
bit 7							bit			
Legend:										
R = Readal	ole bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'				
-n = Value a	at POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15	1 = Input Cap	ture 8 module		t						
bit 14	IC7MD: Input 1 = Input Cap	 0 = Input Capture 8 module is enabled IC7MD: Input Capture 2 Module Disable bit 1 = Input Capture 7 module is disabled 								
bit 13-10		 0 = Input Capture 7 module is enabled Unimplemented: Read as '0' 								
bit 9	•		dule Disable bi	t						
	1 = Input Cap	ture 2 module ture 2 module	is disabled							
bit 8	1 = Input Cap	Capture 1 Mo ture 1 module ture 1 module		t						
bit 7-4	Unimplemen	ted: Read as	0'							
bit 3	OC4MD: Outp	out Compare 4	Module Disab	le bit						
		ompare 4 mod ompare 4 mod	ule is disabled ule is enabled							
bit 2	1 = Output Co	•	Module Disab ule is disabled ule is enabled	le bit						
bit 1	OC2MD: Output Co	out Compare 2	2 Module Disab ule is disabled	le bit						
bit 0	-	out Compare 1	Module Disab	le bit						

查

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
_	—	_	_	_	CMPMD	RTCCMD	PMPMD	
bit 15					I		bit	
R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	
CRCMD	DAC1MD	QEI2MD	PWM2MD		—		_	
bit 7							bit	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own	
bit 15-11	•	ted: Read as '						
bit 10	CMPMD: Comparator Module Disable bit							
		 Comparator module is disabled Comparator module is enabled 						
bit 9	RTCCMD: RTCC Module Disable bit							
	1 = RTCC mo	odule is disable	d					
	0 = RTCC mc	odule is enable	d					
bit 8	PMPMD: PM	PMPMD: PMP Module Disable bit						
		lule is disabled lule is enabled						
bit 7	CRCMD: CR	C Module Disa	ble bit					
		lule is disabled						
		lule is enabled						
bit 6		AC1 Module Di						
		odule is disable odule is enable						
bit 5		12 Module Disa						
DIL D		dule is disabled						
		dule is enabled						
bit 4	PWM2MD: P	WM2 Module [Disable bit					
		odule is disable						
L:1 0 0		odule is enable						
bit 3-0	Unimplemen	ted: Read as '	U					

查询LLOICHOJBORTSH供应商

- Note 1: This data sheet summarizes the features dsPIC33FJ32MC302/304, of the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 10. I/O Ports" (DS70193) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKI) are shared among the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

11.1 Parallel I/O (PIO) Ports

Generally a parallel I/O port that shares a pin with a peripheral is subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected.


When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin can be read, but the output driver for the parallel port bit is disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin can be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx) read the latch. Writes to the latch write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

Any bit and its associated data and control registers that are not valid for a particular device is disabled. This means the corresponding LATx and TRISx registers and the port pin are read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.





© 2009 Microchip Technology Inc.

Tads TOpen FD Bain Configuration

In addition to the PORT, LAT and TRIS registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See **"Pin Diagrams"** for the available pins and their functionality.

11.3 Configuring Analog Port Pins

The AD1PCFGL and TRIS registers control the operation of the analog-to-digital (A/D) port pins. The port pins that are to function as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) is converted.

The AD1PCFGL register has a default value of 0x0000; therefore, all pins that share ANx functions are analog (not digital) by default.

When the PORT register is read, all pins configured as analog input channels are read as cleared (a low level).

Pins configured as digital inputs do not convert an analog input. Analog levels on any pin defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

11.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be an NOP, as shown in Example 11-1.

11.5 Input Change Notification

The input change notification function of the I/O ports allows the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/ X04 devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature can detect input change-ofstates even in Sleep mode, when the clocks are disabled. Depending on the device pin count, up to 21 external signals (CNx pin) can be selected (enabled) for generating an interrupt request on a change-of-state.

Four control registers are associated with the CN module. The CNEN1 and CNEN2 registers contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source connected to the pin, and eliminate the need for external resistors when push-button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the control bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled when the port pin is configured as a digital output.

1		
MOV	0xFF00, W0	; Configure PORTB<15:8> as inputs
MOV	W0, TRISBB	; and PORTB<7:0> as outputs
NOP		; Delay 1 cycle
btss	PORTB, #13	; Next Instruction

EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

查询UseICBerjeberabE供Select

Peripheral pin select configuration enables peripheral set selection and placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, programmers can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.

The peripheral pin select configuration feature operates over a fixed subset of digital I/O pins. Programmers can independently map the input and/or output of most digital peripherals to any one of these I/O pins. Peripheral pin select is performed in software, and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping, once it has been established.

11.6.1 AVAILABLE PINS

The peripheral pin select feature is used with a range of up to 26 pins. The number of available pins depends on the particular device and its pin count. Pins that support the peripheral pin select feature include the designation "RPn" in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable pin number.

11.6.2 CONTROLLING PERIPHERAL PIN SELECT

Peripheral pin select features are controlled through two sets of special function registers: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

11.6.2.1 Input Mapping

The inputs of the peripheral pin select options are mapped on the basis of the peripheral. A control register associated with a peripheral dictates the pin it is mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 11-1 through Register 11-20). Each register contains sets of 5-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 5-bit value maps the RPn pin with that value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of peripheral pin selections supported by the device.

Figure 11-2 Illustrates remappable pin selection for U1RX input.

Note:	For input mapping only, the Peripheral Pin
	Select (PPS) functionality does not have
	priority over the TRISx settings. Therefore,
	when configuring the RPx pin for input, the
	corresponding bit in the TRISx register
	must also be configured for input (i.e., set
	to '1').

FIGURE 11-2: REMAPPABLE MUX




TABLE PICE 3F SELECTABLE MPUT SOURCES (MAPS INPUT TO FUNCTION) ⁽¹⁾
---	------------------

Input Name	Function Name	Register	Configuration Bits
External Interrupt 1	INT1	RPINR0	INT1R<4:0>
External Interrupt 2	INT2	RPINR1	INT2R<4:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<4:0>
Timer3 External Clock	T3CK	RPINR3	T3CKR<4:0>
Timer4 External Clock	T4CK	RPINR4	T4CKR<4:0>
Timer5 External Clock	T5CK	RPINR4	T5CKR<4:0>
Input Capture 1	IC1	RPINR7	IC1R<4:0>
Input Capture 2	IC2	RPINR7	IC2R<4:0>
Input Capture 7	IC7	RPINR10	IC7R<4:0>
Input Capture 8	IC8	RPINR10	IC8R<4:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<4:0>
PWM1 Fault	FLTA1	RPINR12	FLTA1R<4:0>
PWM2 Fault	FLTA2	RPINR13	FLTA2R<4:0>
QEI1 Phase A	QEA1	RPINR14	QEAIR<4:0>
QEI1 Phase B	QEB1	RPINR14	QEBIR<4:0>
QEI1 Index	INDX1	RPINR15	INDXIR<4:0>
QEI2 Phase A	QEA2	RPINR16	QEA2R<4:0>
QEI2Phase B	QEB2	RPINR16	QEB2R<4:0>
QEI2 Index	INDX2	RPINR17	INDX2R<4:0>
UART1 Receive	U1RX	RPINR18	U1RXR<4:0>
UART1 Clear To Send	U1CTS	RPINR18	U1CTSR<4:0>
UART2 Receive	U2RX	RPINR19	U2RXR<4:0>
UART2 Clear To Send	U2CTS	RPINR19	U2CTSR<4:0>
SPI1 Data Input	SDI1	RPINR20	SDI1R<4:0>
SPI1 Clock Input	SCK1	RPINR20	SCK1R<4:0>
SPI1 Slave Select Input	SS1	RPINR21	SS1R<4:0>
SPI2 Data Input	SDI2	RPINR22	SDI2R<4:0>
SPI2 Clock Input	SCK2	RPINR22	SCK2R<4:0>
SPI2 Slave Select Input	SS2	RPINR23	SS2R<4:0>
ECAN1 Receive	CIRX	RPINR26	CIRXR<4:0>

Note 1: Unless otherwise noted, all inputs use Schmitt input buffers.

查询450-2233F 月2200304999 109高

In contrast to inputs, the outputs of the peripheral pin select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Like the RPINRx registers, each register contains sets of 5-bit fields, with each set associated with one RPn pin (see Register 11-21 through Register 11-33). The value of the bit field corresponds to one of the peripherals, and that peripheral's output is mapped to the pin (see Table 11-2 and Figure 11-3).

The list of peripherals for output mapping also includes a null value of '00000' because of the mapping technique. This permits any given pin to remain unconnected from the output of any of the pin selectable peripherals.




TABLE 11-2: OUTPUT SELECTION FOR REMAPPABLE PIN (RPn)

Function	RPnR<4:0>	Output Name
NULL	00000	RPn tied to default port pin
C1OUT	00001	RPn tied to Comparator1 Output
C2OUT	00010	RPn tied to Comparator2 Output
U1TX	00011	RPn tied to UART1 Transmit
U1RTS	00100	RPn tied to UART1 Ready To Send
U2TX	00101	RPn tied to UART2 Transmit
U2RTS	00110	RPn tied to UART2 Ready To Send
SDO1	00111	RPn tied to SPI1 Data Output
SCK1	01000	RPn tied to SPI1 Clock Output
SS1	01001	RPn tied to SPI1 Slave Select Output
SDO2	01010	RPn tied to SPI2 Data Output
SCK2	01011	RPn tied to SPI2 Clock Output
SS2	01100	RPn tied to SPI2 Slave Select Output
C1TX	10000	RPn tied to ECAN1 Transmit
OC1	10010	RPn tied to Output Compare 1
OC2	10011	RPn tied to Output Compare 2
OC3	10100	RPn tied to Output Compare 3
OC4	10101	RPn tied to Output Compare 4
UPDN1	11010	RPn tied to QEI1 direction (UPDN) status
UPDN2	11011	RPn tied to QEI2 direction (UPDN) status

© 2009 Microchip Technology Inc.

查询&sPICONTROLLING共应N自GURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. dsPIC33F devices include three features to prevent alterations to the peripheral map:

- Control register lock sequence
- · Continuous state monitoring
- Configuration bit pin select lock

11.6.3.1 Control Register Lock

Under normal operation, writes to the RPINRx and RPORx registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK bit (OSCCON<6>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.

To set or clear IOLOCK, a specific command sequence must be executed:

- 1. Write 0x46 to OSCCON<7:0>.
- 2. Write 0x57 to OSCCON<7:0>.
- 3. Clear (or set) IOLOCK as a single operation.

Note:	MPLAB [®] C30 provides built-in C language functions for unlocking the OSCCON register:
	builtin_write_OSCCONL(value) builtin_write_OSCCONH(value) See MPLAB IDE Help for more information.

Unlike the similar sequence with the oscillator's LOCK bit, IOLOCK remains in one state until changed. This allows all of the peripheral pin selects to be configured with a single unlock sequence followed by an update to all control registers, then locked with a second lock sequence.

11.6.3.2 Continuous State Monitoring

In addition to being protected from direct writes, the contents of the RPINRx and RPORx registers are constantly monitored in hardware by shadow registers. If an unexpected change in any of the registers occurs (such as cell disturbances caused by ESD or other external events), a configuration mismatch Reset is triggered.

11.6.3.3 Configuration Bit Pin Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPINRx and RPORx registers. The IOL1WAY (FOSC<IOL1WAY>) configuration bit blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure does not execute, and the peripheral pin select control registers cannot be written to. The only way to clear the bit and re-enable peripheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session. Programming IOL1WAY allows user applications unlimited access (with the proper use of the unlock sequence) to the peripheral pin select registers.

查询UsPIC Peripheral Pitt Setect Registers

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 family of devices implement 33 registers for remappable peripheral configuration:

- 20 Input Remappable Peripheral Registers:
 - RPINR0-RPINR1, RPINR3-RPINR4, RPINR7, RPINR10-RPINR21, PRINR23, and PRINR26
- 13 Output Remappable Peripheral Registers:
 - RPOR0-RPOR12

Note:	Inpu	t and Output	t Re	gister	valu	es can	only
	be	changed	if	the	IOL	OCK	bit
	(OS	CCON<6>)	is	set	to	'0'.	See
	Sect	tion 11.6.3.1		"Cont	rol	Reg	ister
	Locl	k" for a spec	cific	comm	and	seque	nce.

REGISTER 11-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			INT1R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	INT1R<4:0>: Assign External Interrupt 1 (INTR1) to the corresponding RPn pin
	11111 = Input tied to Vss 11001 = Input tied to RP25
	•
	•
	•
	00001 = Input tied to RP1 00000 = Input tied to RP0
bit 7-0	Unimplemented: Read as '0'

在EGISTER 34E2.32MRPIN R来应该IPHERAL PIN SELECT INPUT REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	_	_	_	—	_	—
bit 15				-			bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			INTR2R<4:0>		
bit 7	•						bit 0
Legend:							
R = Readable	eadable bit W = Writable bit U = Unimplemented bit, read as '0'						
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			

bit 15-5 Unimplemented: Read as '0'

bit 4-0 INTR2R<4:0>: Assign External Interrupt 2 (INTR2) to the corresponding RPn pin

-	
11111 = Input tied to Vss	
11001 = Input tied to RP2	25
•	

•

•

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
	_	_	T3CKR<4:0>					
oit 15	L	I I					bit 8	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
_		_			T2CKR<4:0	>		
oit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit				U = Unimpler	mented bit, rea	d as '0'		
-n = Value at	t POR	'1' = Bit is set			ared	x = Bit is unkr	nown	
bit 15-13 bit 12-8	T3CKR<4: 11111 = In	ented: Read as 'o 0>: Assign Timer3 put tied to Vss put tied to RP25		ock (T3CK) to t	he correspond	ing RPn pin		
	T3CKR<4: 11111 = In	0>: Assign Timer3 put tied to Vss		ock (T3CK) to t	he correspond	ing RPn pin		
	T3CKR<4: 11111 = In	0>: Assign Timer3 put tied to Vss		ock (T3CK) to t	he correspond	ing RPn pin		
	T3CKR<4:0 11111 = In 11001 = In	0>: Assign Timer3 put tied to Vss put tied to RP25 put tied to RP1		ock (T3CK) to t	he correspond	ing RPn pin		
	T3CKR<4: 11111 = In 11001 = In	0>: Assign Timer3 put tied to Vss put tied to RP25 put tied to RP1 put tied to RP0	External Clo	ock (T3CK) to t	he correspond	ing RPn pin		
	T3CKR<4: 11111 = In 11001 = In	0>: Assign Timer3 put tied to Vss put tied to RP25 put tied to RP1	External Clo	ock (T3CK) to t	he correspond	ing RPn pin		
bit 12-8	T3CKR<4:0 11111 = In 11001 = In • • • • • • • • • • • • • • • • • • •	0>: Assign Timer3 put tied to Vss put tied to RP25 put tied to RP1 put tied to RP0	External Clo					
bit 12-8 bit 7-5	T3CKR<4:(11111 = In 11001 = In	 0>: Assign Timer3 put tied to Vss put tied to RP25 put tied to RP1 put tied to RP0 ented: Read as '0 0>: Assign Timer2 put tied to Vss 	External Clo					
bit 12-8 bit 7-5	T3CKR<4:(11111 = In 11001 = In	 0>: Assign Timer3 put tied to Vss put tied to RP25 put tied to RP1 put tied to RP0 ented: Read as '0 0>: Assign Timer2 	External Clo					
bit 12-8 bit 7-5	T3CKR<4:(11111 = In 11001 = In	 0>: Assign Timer3 put tied to Vss put tied to RP25 put tied to RP1 put tied to RP0 ented: Read as '0 0>: Assign Timer2 put tied to Vss 	External Clo					
bit 12-8 bit 7-5	T3CKR<4:(11111 = In 11001 = In	 0>: Assign Timer3 put tied to Vss put tied to RP25 put tied to RP1 put tied to RP0 ented: Read as '0 0>: Assign Timer2 put tied to Vss 	External Clo					
bit 12-8 bit 7-5	T3CKR<4:(11111 = In 11001 = In 00001 = In 00000 = In Unimplement T2CKR<4:(11111 = In 11001 = In	 0>: Assign Timer3 put tied to Vss put tied to RP25 put tied to RP1 put tied to RP0 ented: Read as '0 0>: Assign Timer2 put tied to Vss 	External Clo					

查询REGISTER 10231C3 (R中小R3音) PERIPHERAL PIN SELECT INPUT REGISTER 3

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
—	_	—			T5CKR<4:0	>				
bit 15			·				bit 8			
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
	—	_			T4CKR<4:0	>				
bit 7							bit C			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'				
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cleared		x = Bit is unknown				
	11111 = Inpu 11001 = Inpu •									
		• 00001 = Input tied to RP1 00000 = Input tied to RP0								
bit 7-5	Unimplemen	ted: Read as	ʻ0'							
bit 4-0	T4CKR<4:0> 11111 = Inpu 11001 = Inpu	t tied to Vss		ock (T4CK) to t	he correspond	ing RPn pin				
	•									

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
	_	_			IC2R<4:0>					
bit 15							bit			
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
_		_	– IC1R<4:0>							
bit 7							bit			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown			
	•									
	00000 = In p	out tied to RP1 out tied to RP0								
bit 7-5	•	ented: Read as '								
bit 4-0	11111 = In p	IC1R<4:0>: Assign Input Capture 1 (IC1) to the corresponding RPn pin 11111 = Input tied to Vss 11001 = Input tied to RP25.								
	•									
	•									
	$00001 = \ln r$	out tied to RP1								

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
		_			IC8R<4:0>			
bit 15	·		•				bit 8	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
_	_	—			IC7R<4:0>			
bit 7			1				bit 0	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown	
	• • • • • • • • • • • • • • • • • • • •	ut tied to RP25 ut tied to RP1						
	00000 = Input tied to RP0							
bit 7-5	Unimpleme	nted: Read as '	n'					
	IC7R<4:0>: 11111 = Inp	nted: Read as ' Assign Input Ca ut tied to Vss ut tied to RP25		to the correspo	onding pin RPn	pin		
bit 7-5 bit 4-0	IC7R<4:0>: 11111 = Inp	Assign Input Ca ut tied to Vss		to the correspo	onding pin RPn	pin		

查询REGISTER 11271C3 RPMR 商 PERIPHERAL PIN SELECT INPUT REGISTER 11

U-0	U-0	U-0	U-0	U-0	U-0	11.0	
		00	0-0	0-0	0-0	U-0	
—	—	_	—	—	—	—	
						bit 8	
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
	—	OCFAR<4:0>					
						bit 0	
R = Readable bit W = Writable bit			it U = Unimplemented bit, read as '0'				
n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	
	U-0 —	W = Writable I	W = Writable bit	W = Writable bit U = Unimpler	— — OCFAR<4:0> W = Writable bit U = Unimplemented bit, read	— — OCFAR<4:0> W = Writable bit U = Unimplemented bit, read as '0'	

bit 15-5 Unimplemented: Read as '0'

00000 = Input tied to RP0

REGISTER 11-8: RPINR12: PERIPHERAL PIN SELECT INPUT REGISTER 12

R = Readable bitW = Writable bit-n = Value at POR'1' = Bit is set				U = Unimplemented bit, read as '0' '0' = Bit is cleared x = Bit is unknown				
Legend:								
bit 7							bit 0	
	—	—	>					
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
bit 15							bit 8	
		_	_	_		_		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	

RECISTER 34-9.32 RPINE 32 PERIPHERAL PIN SELECT INPUT REGISTER 13

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	_	—	_	—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	_	—			FLTA2R<4:0>		
bit 7	•						bit 0
Legend:							
R = Readable I	bit	W = Writable	e bit U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			

bit 15-5 Unimplemented: Read as '0'

bit 4-0 FLTA2R<4:0>: Assign PWM2 Fault (FLTA2) to the corresponding RPn pin

	-
11111 = Input tied to Vs	S
11001 = Input tied to RP	25
•	

- •
- .

查询REGISTER 112116:3(R中林底德 PERIPHERAL PIN SELECT INPUT REGISTERS 14

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
_			QEB1R<4:0>					
bit 15							bit 8	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
_	QEA1R<4:0>							
bit 7							bit (
Legend:								
R = Readable bit W = Writable bit				U = Unimple	mented bit, rea	ad as '0'		
-n = Value at POR (1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkr	nown	
	11001 = Inpu • •	t tied to RP25						
	00001 = Inpu 00000 = Inpu							
bit 7-5	Unimplemen	ted: Read as 'd)'					
bit 4-0	11111 = Inpu	: Assign A(QE/ t tied to Vss t tied to RP25	A1) to the con	responding pir				
	• 00001 = Inpu 00000 = Inpu							

在EGISTER 34E432MRPINR#50座RIPHERAL PIN SELECT INPUT REGISTER 15

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			INDX1R<4:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			

bit 15-5 Unimplemented: Read as '0'

bit 4-0 INDX1R<4:0>: Assign QEI1 INDEX (INDX1) to the corresponding RPn pin

11111 = Input tied to Vss	
11001 = Input tied to RP25	

- •
- -

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
	_	—			QEB2R<4:0	>			
bit 15		·					bit 8		
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
—		_			QEA2R<4:0	>			
bit 7							bit 0		
Legend:									
R = Readab	le bit	W = Writable	bit U = Unimplemented bit, rea			ad as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 12-8	11111 = Inj 11001 = Inj • • • • • • • • • • • • • • • • • • •	D>: Assign B (QE put tied to Vss put tied to RP25 put tied to RP1 put tied to RP0		onesponding pi	I				
bit 7-5	Unimpleme	Unimplemented: Read as '0'							
bit 4-0	11111 = In j	D>: Assign A(QE put tied to Vss put tied to RP25	-	prresponding pin					

REGISTER 34-13:2 RPINE TO PERIPHERAL PIN SELECT INPUT REGISTER 17

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	—	—	_	—	—	_	—	
bit 15							bit 8	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
—	—	—	INDX2R<4:0>					
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown				

bit 15-5 Unimplemented: Read as '0'

bit 4-0 INDX2R<4:0>: Assign QEI2 INDEX (INDX2) to the corresponding RPn pin

11111 = Input tied to Vss 11001 = Input tied to RP25

.

•

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	—			U1CTSR<4:02	>	
bit 15							bit
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—	—			U1RXR<4:0>		
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplei	mented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
	11001 – III P	ut tied to RP25					
		ut tied to RP1					
	• • 00001 = Inp 00000 = Inp	ut tied to RP0					
bit 7-5	• • 00001 = Inp 00000 = Inp Unimpleme	ut tied to RP0 nted: Read as '					
bit 7-5 bit 4-0	• • • • • • • • • • • • • • • • • • •	ut tied to RP0		11RX) to the co	rresponding RP	'n pin	
	• • 00001 = Inp 00000 = Inp Unimpleme U1RXR<4:0 11111 = Inp	ut tied to RP0 nted: Read as ' >: Assign UART ut tied to Vss		I1RX) to the co	rresponding RP	'n pin	
	• • • • • • • • • • • • • • • • • • •	ut tied to RP0 nted: Read as ' >: Assign UART ut tied to Vss		11RX) to the co	rresponding RP	'n pin	

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	_		U2CTSR<4:0>				
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
		_	1011 1		U2RXR<4:0>		
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable b	it	U = Unimplen	nented bit, read	d as '0'	
-n = Value at POR '1' = Bit is set			•		x = Bit is unkr	nown	
	11111 = Inpu 11001 = Inpu • • • 00001 = Inpu	it tied to RP25					
	00000 = Inpu	t tied to RP0					
bit 7-5	Unimplemen	ted: Read as '0	,				
bit 4-0	11111 = I npu	: Assign UART2 It tied to Vss It tied to RP25	Receive (U2	2RX) to the cor	responding RF	on pin	
	•						
	•						

00001 = Input tied to RP1 00000 = Input tied to RP0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_		_			SCK1R<4:0>		
bit 15							b
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_		_			SDI1R<4:0>		
bit 7							b
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkr	nown
	• •	out tied to RP25					
	00000 = Inp	out tied to RP1 out tied to RP0					
bit 7-5	-	nted: Read as					
bit 4-0	11111 = In p	•: Assign SPI1 [out tied to Vss out tied to RP25		DI1) to the corre	esponding RPn	pin	
	•						
	• 00001 = Inp						

00000 =Input tied to RP1

© 2009 Microchip Technology Inc.

REGISTER 34E17-2 RPINEZ PERIPHERAL PIN SELECT INPUT REGISTER 21

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			SS1R<4:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	l as '0'	
-n = Value at P	POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown				nown

bit 15-5 Unimplemented: Read as '0'

bit 4-0 SS1R<4:0>: Assign SPI1 Slave Select Input (SS1) to the corresponding RPn pin

11111 = Input tied to Vss 11001 = Input tied to RP2	5
•	

-

00001 = Input tied to RP1 00000 = Input tied to RP0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	_			>		
oit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	—			SDI2R<4:0>	•	
pit 7							bit C
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimpler	nented bit, rea	d as '0'	
n = Value a	It POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown
oit 12-8		•	Clock Input (S	SCK2) to the co	rresponding R	Pn pin	
JIL 12-0	11111 = Inp	>: Assign SPI2 ut tied to Vss ut tied to RP25		SCK2) to the co	rresponding R	Pn pin	
JIL 12-0	11111 = Inp	ut tied to Vss		SCK2) to the co	rresponding R	Pn pin	
JIL 12-0	11111 = Inp 11001 = Inp • •	ut tied to Vss ut tied to RP25		SCK2) to the co	rresponding R	Pn pin	
JIL 12-0	11111 = Inp 11001 = Inp 00001 = Inp	ut tied to Vss ut tied to RP25 ut tied to RP1		SCK2) to the co	rresponding R	Pn pin	
	11111 = Inp 11001 = Inp • • • • • • • • • • • • • • • • • • •	ut tied to Vss ut tied to RP25 ut tied to RP1 ut tied to RP0		SCK2) to the co	rresponding R	Pn pin	
pit 7-5 pit 4-0	11111 = Inp 11001 = Inp • • • • • • • • • • • • • • • • • • •	ut tied to Vss ut tied to RP25 ut tied to RP1 ut tied to RP0 nted: Read as	ʻ0'				
bit 7-5	11111 = Inp 11001 = Inp • • • • • • • • • • • • • • • • • • •	ut tied to Vss ut tied to RP25 ut tied to RP1 ut tied to RP0	ʻ0'				
bit 7-5	11111 = Inp 11001 = Inp • • • • • • • • • • • • • • • • • • •	ut tied to Vss ut tied to RP25 ut tied to RP1 ut tied to RP0 nted: Read as : Assign SPI2 [ʻo' Data Input (SD				
bit 7-5	11111 = Inp 11001 = Inp • • • • • • • • • • • • • • • • • • •	ut tied to Vss ut tied to RP25 ut tied to RP1 ut tied to RP0 nted: Read as : Assign SPI2 I ut tied to Vss	ʻo' Data Input (SD				
bit 7-5	<pre>11111 = Inp 11001 = Inp • • • 00001 = Inp 00000 = Inp Unimplement SDI2R<4:0> 11111 = Inp 11001 = Inp</pre>	ut tied to Vss ut tied to RP25 ut tied to RP1 ut tied to RP0 nted: Read as : Assign SPI2 I ut tied to Vss	ʻo' Data Input (SD				

查询REGISTER 10218:3(R中环R22) PERIPHERAL PIN SELECT INPUT REGISTER 22

在这你TER34E19?2MRPIN HT 332 P在RIPHERAL PIN SELECT INPUT REGISTER 23

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			SS2R<4:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	e bit U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set	t '0' = Bit is cleared x = Bit is unknown				

bit 15-5 Unimplemented: Read as '0'

bit 4-0 SS2R<4:0>: Assign SPI2 Slave Select Input (SS2) to the corresponding RPn pin 11111 = Input tied to Vss 11001 = Input tied to RP25 •

> • • 00001 = Input tied to RP1

00000 = Input tied to RP0

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	_	—	_	—	_	_
bit 15	-			·			bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	_	—			C1RXR<4:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-5	Unimplemen	ted: Read as 'o	כ'				
bit 4-0	C1RXR<4:0>	: Assign ECAN	1Receive (C1	RX) to the cor	responding RPr	n pin	
	11111 = Inpu	it tied to Vss					
	11001 = Inpu	it tied to RP25					
	•						
	•						
	•						
	00001 = Inpu	It tied to RP1					

REGISTER 11-20: RPINR26: PERIPHERAL PIN SELECT INPUT REGISTER 26⁽¹⁾

Note 1: This register is disabled on devices without ECAN[™] modules.

00000 = Input tied to RP0

查询REGISTER 10221130 REPORT ERIPHERAL PIN SELECT OUTPUT REGISTERS 0

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP1R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP0R<4:0>		
bit 7							bit 0
Legend:							
R = Readable I	oit	W = Writable I	e bit U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set	t '0' = Bit is cleared x = Bit is unknown				nown

bit 15-13	Unimplemented: Read as '0'
-----------	----------------------------

- bit 12-8 **RP1R<4:0>:** Peripheral Output Function is Assigned to RP1 Output Pin bits (see Table 11-2 for peripheral function numbers)
- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **RP0R<4:0>:** Peripheral Output Function is Assigned to RP0 Output Pin bits (see Table 11-2 for peripheral function numbers)

REGISTER 11-22: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTERS 1

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP3R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP2R<4:0>		
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-13 Unimplemented: Read as '0'

- bit 12-8 **RP3R<4:0>:** Peripheral Output Function is Assigned to RP3 Output Pin bits (see Table 11-2 for peripheral function numbers)
- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **RP2R<4:0>:** Peripheral Output Function is Assigned to RP2 Output Pin bits (see Table 11-2 for peripheral function numbers)

© 2009 Microchip Technology Inc.

套泡dsPIC33FI32MC304供应离PHERAL PIN SELECT OUTPUT REGISTERS 2

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP5R<4:0>		
bit 15							bit 8
							
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP4R<4:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			iown	
bit 15-13	Unimplemen	ted: Read as 'o	י)				

bit 12-8	RP5R<4:0>: Peripheral Output Function is Assigned to RP5 Output Pin bits (see Table 11-2 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'

bit 4-0 **RP4R<4:0>:** Peripheral Output Function is Assigned to RP4 Output Pin bits (see Table 11-2 for peripheral function numbers)

REGISTER 11-24: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTERS 3

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP7R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP6R<4:0>		
bit 7							bit 0

Legend:				
R = Readable bit	bit W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP7R<4:0>:** Peripheral Output Function is Assigned to RP7 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP6R<4:0>:** Peripheral Output Function is Assigned to RP6 Output Pin bits (see Table 11-2 for peripheral function numbers)

查询REGISTER 102253 REPORT ERIPHERAL PIN SELECT OUTPUT REGISTERS 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_			RP9R<4:0>		
						bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP8R<4:0>				
						bit 0
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'			
OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknow			nown
			 U-0 U-0 R/W-0 it W = Writable bit	— — — U-0 U-0 R/W-0 — — — it W = Writable bit U = Unimpler	— — RP9R<4:0> U-0 U-0 R/W-0 R/W-0 — — RP8R<4:0> it W = Writable bit U = Unimplemented bit, read	— — RP9R<4:0> U-0 U-0 R/W-0 R/W-0 R/W-0 — — RP8R<4:0> RP8R<4:0>

bit 12-8 **RP9R<4:0>:** Peripheral Output Function is Assigned to RP9 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP8R<4:0>:** Peripheral Output Function is Assigned to RP8 Output Pin bits (see Table 11-2 for peripheral function numbers)

REGISTER 11-26: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTERS 5

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP11R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP10R<4:0>		
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP11R<4:0>:** Peripheral Output Function is Assigned to RP11 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP10R<4:0>:** Peripheral Output Function is Assigned to RP10 Output Pin bits (see Table 11-2 for peripheral function numbers)

套泡dsPIC33FI32MC304供应离PHERAL PIN SELECT OUTPUT REGISTERS 6

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—					RP13R<4:0	>		
bit 15							bit 8	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—	—			RP12R<4:0	>		
bit 7							bit 0	
Legend:								
R = Readable b	bit	W = Writable k	pit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown					
bit 15-13	Unimplemer	nted: Read as 'o)'					

bit 12-8**RP13R<4:0>:** Peripheral Output Function is Assigned to RP13 Output Pin bits (see Table 11-2 for
peripheral function numbers)bit 7-5**Unimplemented:** Read as '0'bit 4-0**RP12R<4:0>:** Peripheral Output Function is Assigned to RP12 Output Pin bits (see Table 11-2 for

REGISTER 11-28: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTERS 7

peripheral function numbers)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP15R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP14R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP15R<4:0>:** Peripheral Output Function is Assigned to RP15 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP14R<4:0>:** Peripheral Output Function is Assigned to RP14 Output Pin bits (see Table 11-2 for peripheral function numbers)

查询Register 10229:3 R # R PERIPHERAL PIN SELECT OUTPUT REGISTERS 8(1)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	—			RP17R<4:0	>	
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	—	RP16R<4:0>				
bit 7							bit (
Legend:							
R = Readable b	bit	W = Writable	bit	U = Unimpler	nented bit, rea	id as '0'	
-n = Value at P	OR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unknown	

bit 15-13	Unimplemented: Read as '0'
bit 12-8	RP17R<4:0>: Peripheral Output Function is Assigned to RP17 Output Pin bits (see Table 11-2 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'
bit 4-0	RP16R<4:0>: Peripheral Output Function is Assigned to RP16 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

REGISTER 11-30: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTERS 9⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP19R<4:0>		
bit 15						bit 8	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP18R<4:0>		
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at PO	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP19R<4:0>:** Peripheral Output Function is Assigned to RP19 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP18R<4:0>:** Peripheral Output Function is Assigned to RP18 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

					••••••••		
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—			RP21R<4:0>	>	
bit 15							bit
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	—	RP20R<4:0>				
bit 7							bit
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown		nown	

RECISTER 34E3B2 RPORTO PERIPHERAL PIN SELECT OUTPUT REGISTERS 10(1)

bit 12-8	RP21R<4:0>: Peripheral Output Function is Assigned to RP21 Output Pin bits (see Table 11-2 for	
	peripheral function numbers)	

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP20R<4:0>:** Peripheral Output Function is Assigned to RP20 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

REGISTER 11-32: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTERS 11⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—			RP23R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	— RP22R<4:0>					
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-13	Unimplemen	ted: Read as 'o	o'				
bit 12-8		Peripheral Ou ction numbers)	•	is Assigned to	RP23 Output F	Pin bits (see Tat	ble 11-2 for
bit 7-5	Unimplemen	ted: Read as 'o	כ'				
bit 4-0	RP22R<4:0>	Peripheral Ou	tput Function	is Assigned to	RP22 Output F	Pin bits (see Tat	ole 11-2 for

Note 1: This register is implemented in 44-pin devices only.

peripheral function numbers)

查询REGISTER 10230:3 R # PERIPHERAL PIN SELECT OUTPUT REGISTERS 12⁽¹⁾

U-0								
0-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	_	—			RP25R<4:0	>		
bit 15							bit 8	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	_	-	RP24R<4:0>					
bit 7							bit 0	
Legend:								
R = Readable b	bit	W = Writable t	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown				

bit 12-8 **RP25R<4:0>:** Peripheral Output Function is Assigned to RP25 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP24R<4:0>:** Peripheral Output Function is Assigned to RP24 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

查句ESPIC33FJ32MC304供应商

查询12.01C371例ER1C304供应商

- Note 1: This data sheet summarizes the features of dsPIC33FJ32MC302/304, the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 11. Timers" (DS70205) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer1 module is a 16-bit timer, which can serve as the time counter for the real-time clock, or operate as a free-running interval timer/counter.

The Timer1 module has the following unique features over other timers:

- Can be operated from the low power 32 kHz crystal oscillator available on the device
- Can be operated in Asynchronous Counter mode from an external clock source.
- The external clock input (T1CK) can optionally be synchronized to the internal device clock and the clock synchronization is performed after the prescaler.

The unique features of Timer1 allow it to be used for Real Time Clock (RTC) applications. A block diagram of Timer1 is shown in Figure 12-1.

The Timer1 module can operate in one of the following modes:

- Timer mode
- · Gated Timer mode
- Synchronous Counter mode
- Asynchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous and Asynchronous Counter modes, the input clock is derived from the external clock input at the T1CK pin.

The Timer modes are determined by the following bits:


- Timer Clock Source Control bit (TCS): T1CON<1>
- Timer Synchronization Control bit (TSYNC): T1CON<2>
- Timer Gate Control bit (TGATE): T1CON<6>

Timer control bit setting for different operating modes are given in the Table 12-1.

TABLE 12-1:	TIMER MODE SETTINGS
-------------	---------------------

Mode	TCS	TGATE	TSYNC
Timer	0	0	х
Gated timer	0	1	х
Synchronous counter	1	x	1
Asynchronous counter	1	x	0

FIGURE 12-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM



R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON	_	TSIDL			—	—	_
bit 15						I I	bit 8
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
	TGATE	TCKP		_	TSYNC	TCS	
bit 7	TOTIL				101110	100	bit (
Legend:							
R = Readab		W = Writable		-	nented bit, read		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own
bit 15	TON: Timer1	On bit					
	1 = Starts 16-						
	0 = Stops 16-	bit Timer1					
bit 14	Unimplemen	ted: Read as '	0'				
bit 13	TSIDL: Stop i	in Idle Mode bit	İ				
				levice enters Id	le mode		
		module operat		de			
bit 12-7	-	ted: Read as '					
bit 6		er1 Gated Time	Accumulation	n Enable bit			
	When T1CS = This bit is ign						
	When T1CS :						
		e accumulation	n enabled				
	0 = Gated time	e accumulation	n disabled				
bit 5-4	TCKPS<1:0>	Timer1 Input (Clock Prescal	e Select bits			
	11 = 1:256						
	10 = 1:64 01 = 1:8						
	00 = 1:1						
bit 3	Unimplemen	ted: Read as '	0'				
bit 2	TSYNC: Time	TSYNC: Timer1 External Clock Input Synchronization Select bit					
	When TCS =						
		ize external clo					
	-	nchronize exte	гпаї сюск іпр	ut			
	When TCS = This bit is ign						
bit 1	•	Clock Source S	Select bit				
		clock from pin 7		rising edge)			
	0 = Internal c						
bit 0		ted: Read as '					

查爸GISTER 32-J32MGCON 应M在R1 CONTROL REGISTER

查询<mark>13.0</mark>IC3**BMER2/3**)AND_时MER4/5 FEATURE

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 familv of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 11. Timers" (DS70205) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Timer2 and Timer4 are Type B timers with the following specific features:

- A Type B timer can be concatenated with a Type C timer to form a 32-bit timer
- The external clock input (TxCK) is always synchronized to the internal device clock and the clock synchronization is performed after the prescaler.


A block diagram of the Type B timer is shown in Figure 13-1.

Timer3 and Timer5 are Type C timers with the following specific features:


- A Type C timer can be concatenated with a Type B timer to form a 32-bit timer
- At least one Type C timer has the ability to trigger an A/D conversion.
- The external clock input (TxCK) is always synchronized to the internal device clock and the clock synchronization is performed before the prescaler

A block diagram of the Type C timer is shown in Figure 13-2.

FIGURE 13-1: TYPE B TIMER BLOCK DIAGRAM (x = 2 or 4)







查询刊的唱口(3) 谢荷 30m的分标 他应问答 can operate in one of the following modes:

- Timer mode
- · Gated Timer mode
- Synchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous Counter mode, the input clock is derived from the external clock input at TxCK pin.

The timer modes are determined by the following bits:

- TCS (TxCON<1>): Timer Clock Source Control bit
- TGATE (TxCON<6>): Timer Gate Control bit

Timer control bit settings for different operating modes are given in the Table 13-1.

TABLE 13-1:	TIMER MODE SETTINGS
-------------	---------------------

Mode	TCS	TGATE
Timer	0	0
Gated timer	0	1
Synchronous coun- ter	1	х

13.1 16-bit Operation

To configure any of the timers for individual 16-bit operation:

- 1. Clear the T32 bit corresponding to that timer.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.

Note:	Only Timer2 and Timer3 can trigger a	l
	DMA data transfer.	

13.2 32-bit Operation

A 32-bit timer module can be formed by combining a Type B and a Type C 16-bit timer module. For 32-bit timer operation, the T32 control bit in the Type B Timer Control (TxCON<3>) register must be set. The Type C timer holds the most significant word (msw) and the Type B timer holds the least significant word (lsw) for 32-bit operation.

When configured for 32-bit operation, only the Type B Timer Control (TxCON) register bits are required for setup and control. Type C timer control register bits are ignored (except TSIDL bit).

For interrupt control, the combined 32-bit timer uses the interrupt enable, interrupt flag and interrupt priority control bits of the Type C timer. The interrupt control and status bits for the Type B timer are ignored during 32-bit timer operation.

The Type B and Type C timers that can be combined to form a 32-bit timer are listed in Table 13-2.

TABLE 13-2: 32-BIT TIMER

TYPE B Timer (Isw)	TYPE C Timer (msw)
Timer2	Timer3
Timer4	Timer5

A block diagram representation of the 32-bit timer module is shown in Figure 13-3. The 32-timer module can operate in one of the following modes:


- Timer mode
- · Gated Timer mode
- · Synchronous Counter mode

To configure the features of Timer2/3 or Timer4/5 for 32-bit operation:

- 1. Set the T32 control bit.
- 2. Select the prescaler ratio for Timer2 or Timer4 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- 4. Load the timer period value. PR3 or PR5 contains the most significant word of the value, while PR2 or PR4 contains the least significant word.
- If interrupts are required, set the interrupt enable bits, T3IE or T5IE. Use the priority bits, T3IP<2:0> or T5IP<2:0> to set the interrupt priority. While Timer2 or Timer4 controls the timer, the interrupt appears as a Timer3 or Timer5 interrupt.
- 6. Set the corresponding TON bit.

The timer value at any point is stored in the register pair, TMR3:TMR2 or TMR5:TMR4, which always contains the most significant word of the count, while TMR2 or TMR4 contains the least significant word.

查询**冠GURE 13**-332MC3(32) #所 甜MER BLOCK DIAGRAM



R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
TON	_	TSIDL	_	_	_		_	
pit 15							bit	
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	
—	TGATE	TCKPS	S<1:0>	T32	—	TCS	—	
bit 7							bit	
Legend:								
R = Readat	ole bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkne	own	
bit 15	TON: Timerx							
		1 (in 32-bit Tim						
		-bit TMRx:TMR -bit TMRx:TMR						
		0 (in 16-bit Tim						
	1 = Starts 16-		<u>or modoj.</u>					
	0 = Stops 16-	-bit timer						
bit 14	Unimplemen	ted: Read as '	0'					
bit 13	TSIDL: Stop	in Idle Mode bit	:					
		ue timer operation		vice enters Idle	mode			
bit 12-7	Unimplemen	ted: Read as '	0'					
bit 6	TGATE: Time	erx Gated Time	Accumulatio	n Enable bit				
	<u>When TCS =</u> This bit is ign							
	When TCS =	0:						
		ne accumulation ne accumulation						
bit 5-4	TCKPS<1:0>	: Timerx Input	Clock Presca	le Select bits				
	11 = 1:256 pr							
	10 = 1:64 pre							
	01 = 1:8 pres							
L :1 0	00 = 1:1 pres		la at hit					
bit 3	T32: 32-bit Timerx Mode Select bit 1 = TMRx and TMRy form a 32-bit timer							
		d TMRy form a		t timer				
bit 2		ited: Read as '	-					
bit 1	•	Clock Source S						
		clock from TxC						
		lock (Fosc/2)						

查诺尔斯尼尔亚·加索尼尔斯加莱 R CONTROL REGISTER (x = 2 or 4)

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON ⁽²⁾		TSIDL ⁽¹⁾			—	_	—
bit 15							bit
	DAMO	DAMO	DAALO			DAMA	
U-0	R/W-0 TGATE ⁽²⁾	R/W-0 TCKPS<	R/W-0	U-0	U-0	R/W-0 TCS ⁽²⁾	U-0
 bit 7	IGAIE	ICKP5<	1:0>(-)	—	_	105	bit
							Di
Legend:							
R = Readab	ole bit	W = Writable b	it	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
oit 15	TON: Timery						
	1 = Starts 16-						
	0 = Stops 16-						
bit 14	-	ted: Read as '0					
bit 13	•	n Idle Mode bit ⁽		vice entern Idle	na a al a		
		ue timer operation			mode		
bit 12-7		ted: Read as '0					
bit 6	TGATE: Time	erx Gated Time	Accumulatio	n Enable bit ⁽²⁾			
	When TCS =	1:					
	This bit is igno						
	$\frac{\text{When TCS}}{1 = \text{Gated tim}}$	0: e accumulation	enabled				
		e accumulation					
bit 5-4	TCKPS<1:0>	: Timerx Input C	lock Presca	ale Select bits ⁽²⁾			
	11 = 1:256 p r						
	10 = 1:64 pre						
	01 = 1:8 pres 00 = 1:1 pres						
bit 3-2	•	ted: Read as '0	,				
bit 1	•	Clock Source Se					
		clock from TxCK					
	0 = Internal cl		·				

查询REGISTER 1322C30Fy 使 商 IMER CONTROL REGISTER (y = 3 or 5)

Note 1: When 32-bit timer operation is enabled (T32 = 1) in the Timer Control (TxCON<3>) register, the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.

2: When the 32-bit timer operation is enabled (T32 = 1) in the Timer Control (TxCON<3>) register, these bits have no effect.

查句TESPIC33FJ32MC304供应商

查询化。OICINPUTACAPITURE

- Note 1: This data sheet summarizes the features dsPIC33FJ32MC302/304 of the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 12. Input Capture" (DS70198) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Input Capture module is useful in applications that requires frequency (period) and pulse measurement. The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices support up to four input capture channels.

The input capture module captures the 16-bit value of the selected Time Base register when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:

- 1. Simple Capture Event modes:
 - Capture timer value on every falling edge of input at ICx pin
 - Capture timer value on every rising edge of input at ICx pin
- 2. Capture timer value on every edge (rising and falling)
- 3. Prescaler Capture Event modes:
 - Capture timer value on every 4th rising edge of input at ICx pin
 - Capture timer value on every 16th rising edge of input at ICx pin


Each input capture channel can select one of two 16bit timers (Timer2 or Timer3) for the time base. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- Interrupt on input capture event
- · 4-word FIFO buffer for capture values
 - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Use of input capture to provide additional sources of external interrupts

Note: Only IC1 and IC2 can trigger a DMA data transfer. If DMA data transfers are required, the FIFO buffer size must be set to '1' (ICI<1:0> = 00)

111



Note: An 'x' in a signal, register or bit name denotes the number of the capture channel.

#49 dsHoput Gapture Registers

REGISTER 14-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER (x = 1, 2, 7 or 8)

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	—	ICSIDL	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0
ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>	
bit 7							bit 0

Legend: HC = Cleared in Hardware					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14	Unimplemented: Read as '0'
bit 13	ICSIDL: Input Capture Module Stop in Idle Control bit
	 1 = Input capture module halts in CPU Idle mode 0 = Input capture module continues to operate in CPU Idle mode
bit 12-8	Unimplemented: Read as '0'
bit 7	ICTMR: Input Capture Timer Select bits
	 1 = TMR2 contents are captured on capture event 0 = TMR3 contents are captured on capture event
bit 6-5	ICI<1:0>: Select Number of Captures per Interrupt bits
	 11 = Interrupt on every fourth capture event 10 = Interrupt on every third capture event 01 = Interrupt on every second capture event 00 = Interrupt on every capture event
bit 4	ICOV: Input Capture Overflow Status Flag bit (read-only)
	 1 = Input capture overflow occurred 0 = No input capture overflow occurred
bit 3	ICBNE: Input Capture Buffer Empty Status bit (read-only)
	 1 = Input capture buffer is not empty, at least one more capture value can be read 0 = Input capture buffer is empty
bit 2-0	ICM<2:0>: Input Capture Mode Select bits
	 111 = Input capture functions as interrupt pin only when device is in Sleep or Idle mode (Rising edge detect only, all other control bits are not applicable.) 110 = Unused (module disabled)
	101 = Capture mode, every 16th rising edge
	100 = Capture mode, every 4th rising edge
	011 = Capture mode, every rising edge
	010 = Capture mode, every falling edge
	 001 = Capture mode, every edge (rising and falling) (ICI<1:0> bits do not control interrupt generation for this mode.)
	000 = Input capture module turned off

查询15.01C30UTPUTB COMPARE


- Note 1: This data sheet summarizes the features of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 of family devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 13. Output Compare" (DS70209) of the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Output Compare module can select either Timer2 or Timer3 for its time base. The module compares the value of the timer with the value of one or two compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the compare register value. The Output Compare module generates either a single output pulse or a sequence of output pulses, by changing the state of the output pin on the compare match events. The Output Compare module can also generate interrupts on compare match events.

The Output Compare module has multiple operating modes:

- Active-Low One-Shot mode
- Active-High One-Shot mode
- Toggle mode
- · Delayed One-Shot mode
- · Continuous Pulse mode
- PWM mode without fault protection
- · PWM mode with fault protection

FIGURE 15-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM



253 ds PO utput Compare Motes


Configure the Output Compare modes by setting the appropriate Output Compare Mode (OCM<2:0>) bits in the Output Compare Control (OCxCON<2:0>) register. Table 15-1 lists the different bit settings for the Output Compare modes. Figure 15-2 illustrates the output compare operation for various modes. The user application must disable the associated timer when writing to the output compare control registers to avoid malfunctions.

TABLE 15-1:	OUTPUT COMPARE MODES
-------------	----------------------

- Note 1: Only OC1 and OC2 can trigger a DMA data transfer.
 - 2: See Section 13. "Output Compare" in the "dsPIC33F/PIC24H Family Reference Manual" (DS70209) for OCxR and OCxRS register restrictions.

OCM<2:0>	Mode	OCx Pin Initial State	OCx Interrupt Generation
000	Module Disabled	Controlled by GPIO register	—
001	Active-Low One-Shot	0	OCx Rising edge
010	Active-High One-Shot	1	OCx Falling edge
011	Toggle Mode	Current output is maintained	OCx Rising and Falling edge
100	Delayed One-Shot	0	OCx Falling edge
101	Continuous Pulse mode	0	OCx Falling edge
110	PWM mode without fault protection	0, if OCxR is zero 1, if OCxR is non-zero	No interrupt
111	PWM mode with fault protection	0, if OCxR is zero 1, if OCxR is non-zero	OCFA Falling edge for OC1 to OC4

FIGURE 15-2: OUTPUT COMPARE OPERATION



查询REGISTER / S211C3 (20体 CONTROL REGISTER (x = 1, 2, 3 or 4)

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
_	—	OCSIDL		—	_	—	_			
oit 15							bit 8			
U-0	U-0	U-0	R-0 HC	R/W-0	R/W-0	R/W-0	R/W-0			
—	_	—	OCFLT	OCTSEL		OCM<2:0>				
bit 7							bit (
Legend:		HC = Cleared	n Hardware	HS = Set in H	lardware					
R = Readab	ole bit	W = Writable b	it	U = Unimplen	nented bit, re	ad as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown			
pit 12-5 pit 4	1 = Output (0 = Output (Unimpleme OCFLT: PW 1 = PWM Fa	top Output Comp Compare x halts i Compare x contir ented: Read as 'c /M Fault Conditio ault condition has	n CPU Idle mo ues to operate o' n Status bit s occurred (clea	ode : in CPU Idle mo						
		 0 = No PWM Fault condition has occurred (This bit is only used when OCM<2:0> = 111.) 								
bit 3	1 = Timer3	Dutput Compare T is the clock sourc is the clock sourc	e for Compare	x						
bit 2-0	OCM<2:0>:	OCM<2:0>: Output Compare Mode Select bits								
	110 = PWM 101 = Initial 100 = Initial 011 = Com 010 = Initial	1 mode on OCx, F 1 mode on OCx, F lize OCx pin low, lize OCx pin low, pare event toggle lize OCx pin high lize OCx pin low,	ault pin disabl generate conti generate singl s OCx pin , compare even	ed nuous output pu e output pulse c nt forces OCx p	on OCx pin in low	pin				

000 = Output compare channel is disabled

© 2009 Microchip Technology Inc.

查句TESPIC33FJ32MC304供应商

查询<mark>16.0ICMOTORCONTRO</mark>L PWM MODULE

- **Note 1:** This data sheet summarizes the features of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 14. Motor Control PWM" (DS70187) of the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 device supports up to two dedicated Pulse Width Modulation (PWM) modules. The PWM1 module is a 6-channel PWM generator, and the PWM2 module is a 2-channel PWM generator.

The PWM module has the following features:

- Up to 16-bit resolution
- On-the-fly PWM frequency changes
- Edge and Center-Aligned Output modes
- · Single Pulse Generation mode
- Interrupt support for asymmetrical updates in Center-Aligned mode
- Output override control for Electrically Commutative Motor (ECM) operation or Brushless DC (BLDC)
- Special Event Comparator for scheduling other peripheral events
- Fault pins to optionally drive each of the PWM output pins to a defined state
- Duty cycle updates configurable to be immediate or synchronized to the PWM time base

16.1 PWM1: 6-Channel PWM Module

This module simplifies the task of generating multiple synchronized PWM outputs. The following power and motion control applications are supported by the PWM module:

- 3-Phase AC Induction Motor
- Switched Reluctance (SR) Motor
- Brushless DC (BLDC) Motor
- Uninterruptible Power Supply (UPS)

This module contains three duty cycle generators, numbered 1 through 3. The module has six PWM output pins, numbered PWM1H1/PWM1L1 through PWM1H3/PWM1L3. The six I/O pins are grouped into high/low numbered pairs, denoted by the suffix H or L, respectively. For complementary loads, the low PWM pins are always the complement of the corresponding high I/O pin.


16.2 PWM2: 2-Channel PWM Module

This module provides an additional pair of complimentary PWM outputs that can be used for:


- Independent PFC correction in a motor system
- Induction cooking

This module contains a duty cycle generator that provides two PWM outputs, numbered PWM2H1/ PWM2L1.

智健URE 1638FJ321636HAMAEEPWM MODULE BLOCK DIAGRAM (PWM1)



dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04



查询时GIURE 16-232MC3 (24 GHANNEL PWM MODULE BLOCK DIAGRAM (PWM2)

© 2009 Microchip Technology Inc.

DS70291D-page 211

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
PTEN		PTSIDL		—		_	_			
bit 15						·	bit			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	PTOP	S<3:0>		PTCKF	PS<1:0>	PTMO	D<1:0>			
bit 7				•		·	bit			
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15		I Time Base Tim	er Enable bi	t						
	1 = PWM time base is on 0 = PWM time base is off									
bit 14		nted: Read as '	0'							
bit 13	PTSIDL: PWM Time Base Stop in Idle Mode bit									
	1 = PWM tin	ne base halts in ne base runs in	CPU Idle mo	ode						
bit 12-8	Unimpleme	nted: Read as '	0'							
bit 7-4	PTOPS<3:0>: PWM Time Base Output Postscale Select bits									
	1111 = 1:16 postscale									
	•									
	•									
	•	to l -								
	0001 = 1:2 postscale 0000 = 1:1 postscale									
bit 3-2	PTCKPS<1:0>: PWM Time Base Input Clock Prescale Select bits									
	11 = PWM time base input clock period is 64 Tcy (1:64 prescale)									
	10 = PWM time base input clock period is 16 Tcy (1:16 prescale)									
	01 = PWM time base input clock period is 4 Tcy (1:4 prescale) 00 = PWM time base input clock period is Tcy (1:1 prescale)									
hit 1-0)>: PWM Time E			ac					
bit 1-0	11 = PWM t	ime base operat			Count mode v	with interrupts for	or double			
	11 = PWM time base operates in a Continuous Up/Down Count mode with interrupts for double PWM updates									
			es in a Conti	nuous Un/Down	Count mode					
	10 = PWM t	ipdates ime base operat ime base operat			Count mode					

THE BASE CONTROL REGISTER

查询**REGISTER** MG22C3 PX共MR产 WM TIMER COUNT VALUE REGISTER

R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTDIR				PTMR<14:8>	•		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTM	R<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	= Bit is cleared		nown

bit 15	PTDIR: PWM Time Base Count Direction Status bit (read-only)
	1 = PWM time base is counting down
	0 = PWM time base is counting up
bit 14-0	PTMR <14:0>: PWM Time Base Register Count Value bits

REGISTER 16-3: PXTPER: PWM TIME BASE PERIOD REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	10000	1010 0	10000	PTPER<14:8		1000 0	10000
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTPE	R<7:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 Unimplemented: Read as '0'

bit 14-0 **PTPER<14:0>:** PWM Time Base Period Value bits

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
SEVTDIR ⁽¹⁾		SEVTCMP<14:8> ⁽²⁾							
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			SEVTC	MP<7:0> ⁽²⁾					
bit 7							bit (
Legend:									
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'						
-n = Value at POR '1' = Bit is set			'0' = Bit is clea	ared	x = Bit is unknown				

在它的TER36E432MPXSECM应该PECIAL EVENT COMPARE REGISTER

bit 15	SEVTDIR: Special Event Trigger Time Base Direction bit ⁽¹⁾	

 ${\tt 1}$ = A Special Event Trigger occurs when the PWM time base is counting downward

0 = A Special Event Trigger occurs when the PWM time base is counting upward

bit 14-0 SEVTCMP<14:0>: Special Event Compare Value bits⁽²⁾

Note 1: SEVTDIR is compared with PTDIR (PxTMR<15>) to generate the Special Event Trigger.

2: PxSECMP<14:0> is compared with PxTMR<14:0> to generate the Special Event Trigger.

查询REGISTER 1625C30 PWW CONTROL REGISTER 1⁽²⁾

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
	—	—	_	_	PMOD3	PMOD2	PMOD1			
bit 15							bit 8			
U-0	R/W-1	R/W-1	R/W-1	U-0	R/W-1	R/W-1	R/W-1			
—	PEN3H ⁽¹⁾	PEN2H ⁽¹⁾	PEN1H ⁽¹⁾	—	PEN3L ⁽¹⁾	PEN2L ⁽¹⁾	PEN1L ⁽¹⁾			
bit 7							bit 0			
Legend:										
R = Readabl	e bit	W = Writable bit		U = Unimplemented bit, read as '0'						
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15-11	Unimplemen	ited: Read as 'o	0'							
bit 10-8	PMOD4:PMC	DD1: PWM I/O I	Pair Mode bits	3						
	1 = PWM I/O	pin pair is in th	e Independen	t PWM Output	mode					
	0 = PWM I/O	pin pair is in th	e Complemer	tary Output me	ode					
bit 7	Unimplemen	ted: Read as 'o	0'							
bit 6-4	PEN3H:PEN	1 H: PWMxH I/C) Enable bits ^{(*}	1)						
	1 = PWMxH	1 = PWMxH pin is enabled for PWM output								

Note 1: Reset condition of the PENxH and PENxL bits depends on the value of the PWMPIN Configuration bit in

0 = PWMxH pin disabled, I/O pin becomes general purpose I/O

0 = PWMxL pin disabled, I/O pin becomes general purpose I/O

Unimplemented: Read as '0'

the FPOR Configuration register.2: PWM2 supports only one PWM I/O pin pair.

PEN3L:PEN1L: PWMxL I/O Enable bits⁽¹⁾

1 = PWMxL pin is enabled for PWM output

© 2009 Microchip Technology Inc.

bit 3

bit 2-0

REGISTER	316E6.32M6WM		CONTRO	L REGISTER 2	2		
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—	_	SEVOPS<3:0>			
bit 15							bit
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	_	_	—	_	IUE	OSYNC	UDIS
bit 7	·			·	•	·	bit
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
	1111 = 1:16 • • • • • • • • • • • • • • • • • • •	oostscale					
bit 7-3	Unimplemented: Read as '0'						
bit 2	IUE: Immediate Update Enable bit 1 = Updates to the active PxDC registers are immediate 0 = Updates to the active PxDC registers are synchronized to the PWM time base						
bit 1	OSYNC: Output Override Synchronization bit 1 = Output overrides via the PxOVDCON register are synchronized to the PWM time base 0 = Output overrides via the PxOVDCON register occur on next Tcy boundary						
bit 0	UDIS: PWM Update Disable bit 1 = Updates from Duty Cycle and Period Buffer registers are disabled 0 = Updates from Duty Cycle and Period Buffer registers are enabled						

查询REGISTER 16271C3 中极其它的1: DEAD-TIME CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DTB	PS<1:0>			DTE	8<5:0>		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DTA	PS<1:0>			DTA	<5:0>		
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-14	DTBPS<1:0	>: Dead-Time U	Init B Prescale	e Select bits			
		period for Dead-					
		period for Dead-					
		period for Dead- period for Dead-					
1.1.40.0	-						
bit 13-8		Unsigned 6-bit [me Unit B bits		
bit 7-6		>: Dead-Time U					
		period for Dead-					
		period for Dead-					
		period for Dead-					
bit 5-0	•	period for Dead- Unsigned 6-bit E					

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	_
oit 15							bit
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—		DTS3A	DTS3I	DTS2A	DTS2I	DTS1A	DTS1I
bit 7							bit
Legend:							
R = Readal	ble bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	iown
bit 15-6	Unimplemen	ted: Read as '	0'				
bit 5	DTS3A: Dea	d-Time Select f	or PWMxH3 S	Signal Going Ac	tive bit		
		e provided fron					
		e provided fron					
bit 4				gnal Going Inac	ctive bit		
		e provided fron e provided fron					
bit 3		•		Signal Going Ac	tive hit		
		e provided fron					
		e provided from					
bit 2	DTS2I: Dead	-Time Select fo	or PWMxL2 Si	gnal Going Inac	ctive bit		
	1 = Dead time	e provided fron	n Unit B				
		e provided fron					
bit 1	DTS1A: Dea	d-Time Select I	or PWMxH1 S	Signal Going Ac	tive bit		
		e provided fron					
		e provided from					
	DISTI: Dead	- Time Select fo	F PVVIVIXL1 SI	gnal Going Inac	cive dit		
bit 0		e provided fron		• •			

在EGISTER 36-8.321 ADTCON2 DEAD-TIME CONTROL REGISTER 2(1)

Note 1: PWM2 supports only one PWM I/O pin pair.

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	FAOV3H	FAOV3L	FAOV2H	FAOV2L	FAOV1H	FAOV1L
bit 15	ŀ		•				bit 8
R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
FLTAM	<u> </u>	_	_		FAEN3	FAEN2	FAEN1
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15-14	Unimpleme	ented: Read as '	0'				
bit 13-8	FAOVxH<3	:1>:FAOVxL<3:	1>: Fault Inpu	it A PWM Over	ride Value bits		
		/M output pin is o					
		/M output pin is o	triven inactive	e on an external	I Fault input ev	rent	
bit 7		ult A Mode bit					
		ult A input pin fur ult A input pin late				tes in PvFI TAC	∩N<13·8>
bit 6-3		ented: Read as '			ogrammed sta		011 10.0
bit 2	-	ult Input A Enabl					
		13/PWMxL3 pin p		ed by Fault Inp	ut A		
		13/PWMxL3 pin p		•			
bit 1	FAEN2: Fau	ult Input A Enabl	e bit				
		12/PWMxL2 pin p					
		12/PWMxL2 pin p		trolled by Fault	Input A		
bit 0		ult Input A Enabl					
		1/PWMxL1 pin p					
	0 = PVVIVIXP	11/PWMxL1 pin p	Dali is not con	noned by Fault	input A		

查询REGISTER 16291C3(PX中山南高ON: FAULT A CONTROL REGISTER⁽¹⁾

Note 1: PWM2 supports only one PWM I/O pin pair.

-n = Value at P		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
Legend:							
bit 7			•				bit
—	_	POUT3H	POUT3L	POUT2H	POUT2L	POUT1H	POUT1L
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit
	—	POVD3H	POVD3L	POVD2H	POVD2L	POVD1H	POVD1L
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1

TER 10-210-210-210-210-210-2010 OVERRIDE CONTROL REGISTER(1)

bit 13-8	POVDxH<3:1>:POVDxL<3:1>: PWM Output Override bits 1 = Output on PWMx I/O pin is controlled by the PWM generator 0 = Output on PWMx I/O pin is controlled by the value in the corresponding POUTxH:POUTxL bit
bit 7-6	Unimplemented: Read as '0'
bit 5-0	POUTxH<3:1>:POUTxL<3:1>: PWM Manual Output bits
	 1 = PWMx I/O pin is driven active when the corresponding POVDxH:POVDxL bit is cleared 0 = PWMx I/O pin is driven inactive when the corresponding POVDxH:POVDxL bit is cleared

Note 1: PWM2 supports only one PWM I/O pin pair.

查询REGISTER 16211130PX世空商WM DUTY CYCLE REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	1<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	1<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 PDC1<15:0>: PWM Duty Cycle 1 Value bits

REGISTER 16-12: P1DC2: PWM DUTY CYCLE REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	2<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	2<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	id as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown

bit 15-0 PDC2<15:0>: PWM Duty Cycle 2 Value bits

REGISTER 16-13: P1DC3: PWM DUTY CYCLE REGISTER 3

/W-0	R/W-0	R/W-0 PDC:	R/W-0 3<15:8>	R/W-0	R/W-0	R/W-0
		PDC	3<15:8>			
						bit 8
/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		PDC	3<7:0>			
						bit 0
	W = Writable b	it	U = Unimplen	nented bit, rea	d as '0'	
	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
	W-0	W = Writable b	PDC W = Writable bit	PDC3<7:0> W = Writable bit U = Unimplem	PDC3<7:0> W = Writable bit U = Unimplemented bit, rea	PDC3<7:0> W = Writable bit U = Unimplemented bit, read as '0'

bit 15-0 PDC3<15:0>: PWM Duty Cycle 3 Value bits

查句ESPIC33FJ32MC304供应商

查询记@IC3QUADRATUREENCODER INTERFACE (QEI) MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 15. Quadrature Encoder Interface (QEI)" (DS70208) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This chapter describes the Quadrature Encoder Interface (QEI) module and associated operational modes. The QEI module provides the interface to incremental encoders for obtaining mechanical position data.


The operational features of the QEI include:

- Three input channels for two phase signals and index pulse
- 16-bit up/down position counter
- · Count direction status
- Position Measurement (x2 and x4) mode
- Programmable digital noise filters on inputs
- Alternate 16-bit Timer/Counter mode
- Quadrature Encoder Interface interrupts

These operating modes are determined by setting the appropriate bits, QEIM<2:0> in (QEIxCON<10:8>). Figure 17-1 depicts the Quadrature Encoder Interface block diagram.

Note: An 'x' used in the names of pins, control/ status bits and registers denotes a particular Quadrature Encoder Interface (QEI) module number (x = 1 or 2).





R/W-0	U-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
CNTERR	_	QEISIDL	INDEX	UPDN		QEIM<2:0>	
bit 15					•		bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SWPAB	PCDOUT	TQGATE	TQCKF	2S<1:0>	POSRES	TQCS	UPDN_SR
bit 7					1		bit
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown
bit 15		ount Error Statu	•				
		count error has					
bit 14		on count error h i ted: Read as '					
bit 13	-	op in Idle Mode					
	1 = Discontin	ue module operat	ration when de		lle mode		
bit 12	INDEX: Index 1 = Index pin 0 = Index pin		us bit (Read-C	only)			
bit 11	1 = Position C	on Counter Dir Counter Directio Counter Directio	on is positive (+)			
bit 10-8	QEIM<2:0>: (Quadrature En	coder Interface	e Mode Select	t bits		
	(MAXx) 110 = Quadra 101 = Quadra (MAXx)	CNT) ature Encoder ature Encoder CNT)	nterface enab nterface enab	led (x4 mode) led (x2 mode)	with position co with Index Puls with position co	e reset of pos ounter reset by	ition counter / match
	011 = Unuse 010 = Unuse 001 = Starts	d (Module disa d (Module disa	bled) bled)		with Index Puls	e reset of pos	ition counter
bit 7	SWPAB: Pha	ise A and Phas and Phase B ir	e B Input Swa	p Select bit			
bit 6	PCDOUT: Po	and Phase B in sition Counter Counter Directio	Direction State	Output Enab	le bit El logic controls	state of I/O pi	n)
			-		Normal I/O pin o	-	-
Note 1: CI	NTERR flag only	y applies when	QEIM<2:0> =	'110' or '100	,		
2 : Re	ead-only bit whe	en QEIM<2:0>	= '1xx'. Read/	write bit when	• QEIM<2:0> = '	001'.	
3: Pr	escaler utilized	for 16-bit Time	r mode only.				
4: Th	is bit applies or	nly when QEIM	<2:0> = 100 c	r110.			
E. \\/	han andinunad		this control hit	: (-l)+	'		

TER 37-132 QER CONTROL REGISTER (x = 1 or 2)

5: When configured for QEI mode, this control bit is a 'don't care'.

查询REGISTER 13211C3(QEIXCONT: QEIX CONTROL REGISTER (x = 1 or 2) (CONTINUED)

bit 5	TQGATE: Timer Gated Time Accumulation Enable bit
	1 = Timer gated time accumulation enabled
	0 = Timer gated time accumulation disabled
bit 4-3	TQCKPS<1:0>: Timer Input Clock Prescale Select bits ⁽³⁾
	11 = 1:256 prescale value
	10 = 1:64 prescale value
	01 = 1:8 prescale value
	00 = 1:1 prescale value
bit 2	POSRES: Position Counter Reset Enable bit ⁽⁴⁾
	1 = Index Pulse resets Position Counter
	0 = Index Pulse does not reset Position Counter
bit 1	TQCS: Timer Clock Source Select bit
	1 = External clock from pin QEAx (on the rising edge)
	0 = Internal clock (Tcy)
bit 0	UPDN_SRC: Position Counter Direction Selection Control bit ⁽⁵⁾
	1 = QEBx pin state defines position counter direction
	0 = Control/Status bit, UPDN (QEIxCON<11>), defines timer counter (POSxCNT) direction
Note 1:	CNTERR flag only applies when QEIM<2:0> = '110' or '100'.

- 2: Read-only bit when QEIM<2:0> = '1xx'. Read/write bit when QEIM<2:0> = '001'.
- 3: Prescaler utilized for 16-bit Timer mode only.
- 4: This bit applies only when QEIM < 2:0 > = 100 or 110.
- 5: When configured for QEI mode, this control bit is a 'don't care'.

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_		—	_	_	IMV-	<2:0>	CEID
bit 15							bit 8
				U-0	U-0	U-0	U-0
R/W-0 QEOUT		R/W-0 QECK<2:0>		0-0	0-0	0-0	0-0
bit 7		QLON 2.02					bit (
Legend:	1		L 11			l = = (0)	
R = Readab		W = Writable			nented bit, read		
-n = Value a	IT POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 15-11	Unimplomon	ted: Read as '	0'				
bit 10-9	-					n to one sife the	state of the
DIT 10-9				se bits allow the ex pulse when t			
		ure Count Mod					
				nput signal for r			
	IMVO =	Required State	of Phase A i	nput signal for r nput signal for r			
	IMV0 = I In x4 Quadrat	Required State	e of Phase A i <u>de</u> :	nput signal for r	natch on index	pulse	R)
	IMV0 = I In x4 Quadrat IMV1 = S	Required State ure Count Moo Selects Phase	e of Phase A i <u>de:</u> input signal f	nput signal for r	natch on index natch (0 = Phas	pulse se A, 1 = Phase	
bit 8	IMV0 = In x4 Quadrat IMV1 = \$ IMV0 =	Required State ure Count Moo Selects Phase Required state	e of Phase A i <u>de</u> : input signal f of the selecte	nput signal for r	natch on index natch (0 = Phas	pulse se A, 1 = Phase	
bit 8	IMV0 = F In x4 Quadrat IMV1 = S IMV0 = F CEID: Count 1 = Interrupts	Required State ure Count Mod Selects Phase Required state Error Interrupt due to count e	of Phase A i de: input signal f of the selecte Disable bit errors are disa	nput signal for r or Index state n ed Phase input abled	natch on index natch (0 = Phas	pulse se A, 1 = Phase	
bit 8	IMV0 = H In x4 Quadrat IMV1 = S IMV0 = H CEID: Count 1 = Interrupts 0 = Interrupts	Required State ure Count Mod Selects Phase Required state Error Interrupt due to count e due to count e	of Phase A i de: input signal f of the selecto Disable bit errors are disa	nput signal for r for Index state n ed Phase input abled abled	natch on index natch (0 = Phas signal for matc	pulse se A, 1 = Phase	
bit 8 bit 7	IMV0 = <u>In x4 Quadrat</u> IMV1 = 9 IMV0 = CEID: Count 1 = Interrupts 0 = Interrupts QEOUT: QEA	Required State ure Count Mod Selects Phase Required state Error Interrupt due to count e due to count e x/QEBx/INDX	of Phase A i de: input signal f of the selecto Disable bit errors are disa errors are ena x Pin Digital F	nput signal for r or Index state n ed Phase input abled	natch on index natch (0 = Phas signal for matc	pulse se A, 1 = Phase	
	IMV0 = H In x4 Quadrat IMV1 = S IMV0 = H CEID: Count H 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte	Required State ure Count Mod Selects Phase Required state Error Interrupt due to count e due to count e x/QEBx/INDX er outputs enal	e of Phase A i de: input signal f of the selecte Disable bit errors are disa errors are ena x Pin Digital F oled	nput signal for r for Index state n ed Phase input abled abled Filter Output Ena	natch on index natch (0 = Phas signal for matc	pulse se A, 1 = Phase	
bit 7	IMV0 = H In x4 Quadrat IMV1 = S IMV0 = H CEID: Count 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte 0 = Digital filte	Required State ure Count Mod Selects Phase Required state Error Interrupt due to count e due to count e x/QEBx/INDX er outputs enal er outputs disa	e of Phase A i de: input signal f of the selecte Disable bit errors are disa errors are ena x Pin Digital F oled bled (normal	nput signal for r for Index state n ed Phase input abled filter Output Ena pin operation)	natch on index natch (0 = Phas signal for matc able bit	pulse se A, 1 = Phase	
bit 7	IMV0 = H In x4 Quadrat IMV1 = S IMV0 = H CEID: Count 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte 0 = Digital filte	Required State ure Count Mod Selects Phase Required state Error Interrupt due to count e due to count e x/QEBx/INDX: er outputs enal er outputs disa QEAx/QEBx/II	e of Phase A i de: input signal f of the selecte Disable bit errors are disa errors are ena x Pin Digital F oled bled (normal	nput signal for r for Index state n ed Phase input abled abled Filter Output Ena	natch on index natch (0 = Phas signal for matc able bit	pulse se A, 1 = Phase	
bit 7	IMV0 = F In x4 Quadrat IMV1 = S IMV0 = F CEID: Count 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte 0 = Digital filte QECK<2:0>:	Required State ure Count Mod Selects Phase Required state Error Interrupt due to count e due to count e x/QEBx/INDX: er outputs enal er outputs disa QEAx/QEBx/II Clock Divide	e of Phase A i de: input signal f of the selecte Disable bit errors are disa errors are ena x Pin Digital F oled bled (normal	nput signal for r for Index state n ed Phase input abled filter Output Ena pin operation)	natch on index natch (0 = Phas signal for matc able bit	pulse se A, 1 = Phase	
bit 7	IMV0 = F IMV1 = S IMV1 = S IMV0 = F CEID: Count f 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte 0 = Digital filte QECK<2:0>: 111 = 1:256 C 101 = 1:128 C 101 = 1:64 C	Required State ure Count Mod Selects Phase Required state Error Interrupt due to count e due to count e x/QEBx/INDX: er outputs enable r outputs disa QEAx/QEBx/II Clock Divide Clock Divide	e of Phase A i de: input signal f of the selecte Disable bit errors are disa errors are ena x Pin Digital F oled bled (normal	nput signal for r for Index state n ed Phase input abled filter Output Ena pin operation)	natch on index natch (0 = Phas signal for matc able bit	pulse se A, 1 = Phase	
bit 7	IMV0 = F IMV0 = F IMV1 = S IMV0 = F CEID: Count f 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte 0 = Digital filte QECK<2:0>: 111 = 1:256 C 100 = 1:128 C 101 = 1:64 CH 100 = 1:32 CH	Required State ure Count Mod Selects Phase Required state Error Interrupt due to count e due to count e x/QEBx/INDX: er outputs enable r outputs disa QEAx/QEBx/IID Clock Divide Clock Divide ock Divide ock Divide	e of Phase A i de: input signal f of the selecte Disable bit errors are disa errors are ena x Pin Digital F oled bled (normal	nput signal for r for Index state n ed Phase input abled filter Output Ena pin operation)	natch on index natch (0 = Phas signal for matc able bit	pulse se A, 1 = Phase	
bit 7	IMV0 = F IMV0 = F IMV1 = S IMV0 = F CEID: Count f 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte 0 = Digital filte QECK<2:0>: 111 = 1:256 C 101 = 1:128 C 101 = 1:32 Cl 011 = 1:16 Cl	Required State ure Count Mod Selects Phase Required state Error Interrupt due to count e due to count e due to count e x/QEBx/INDX: er outputs enal er outputs disa QEAx/QEBx/II Clock Divide ock Divide ock Divide ock Divide	e of Phase A i de: input signal f of the selecte Disable bit errors are disa errors are ena x Pin Digital F oled bled (normal	nput signal for r for Index state n ed Phase input abled filter Output Ena pin operation)	natch on index natch (0 = Phas signal for matc able bit	pulse se A, 1 = Phase	
bit 7	IMV0 = F IMV0 = F IMV1 = S IMV0 = F CEID: Count f 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte 0 = Digital filte QECK<2:0>: 111 = 1:256 C 101 = 1:128 C 101 = 1:32 CI 011 = 1:16 CI 010 = 1:4 Clo	Required State ure Count Mod Selects Phase Required state Error Interrupt due to count e due to count e x/QEBx/INDX: er outputs enal er outputs disa QEAx/QEBx/II Clock Divide Ock Divide ock Divide ock Divide ock Divide	e of Phase A i de: input signal f of the selecte Disable bit errors are disa errors are ena x Pin Digital F oled bled (normal	nput signal for r for Index state n ed Phase input abled filter Output Ena pin operation)	natch on index natch (0 = Phas signal for matc able bit	pulse se A, 1 = Phase	
	IMV0 = F IMV0 = F IMV1 = S IMV0 = F CEID: Count f 1 = Interrupts 0 = Interrupts QEOUT: QEA 1 = Digital filte 0 = Digital filte QECK<2:0>: 111 = 1:256 C 101 = 1:128 C 101 = 1:32 Cl 011 = 1:16 Cl	Required State ure Count Mod Selects Phase Required state Error Interrupt due to count e due to count e due to count e x/QEBx/INDX: er outputs enal er outputs disa QEAx/QEBx/IID Clock Divide ock Divide ock Divide ock Divide ck Divide ck Divide	e of Phase A i de: input signal f of the selecte Disable bit errors are disa errors are ena x Pin Digital F oled bled (normal	nput signal for r for Index state n ed Phase input abled filter Output Ena pin operation)	natch on index natch (0 = Phas signal for matc able bit	pulse se A, 1 = Phase	

查询**& O**IC **SERIAL RERINE** RAL INTERFACE (SPI)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 18. Serial Peripheral Interface (SPI)" (DS70206) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, analog-to-digital converters, etc. The SPI module is compatible with SPI and SIOP from Motorola[®].

Each SPI module consists of a 16-bit shift register, SPIxSR (where x = 1 or 2), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates status conditions.

The serial interface consists of 4 pins:

- SDIx (serial data input)
- · SDOx (serial data output)
- <u>SCK</u>x (shift clock input or output)
- SSx (active low slave select).

In Master mode operation, SCK is a clock output. In Slave mode, it is a clock input.




FIGURE 18-1: SPI MODULE BLOCK DIAGRAM

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
SPIEN		SPISIDL	_	_	_	_	—			
bit 15							bit 8			
U-0	R/C-0	U-0	U-0	U-0	U-0	R-0	R-0			
	SPIROV					SPITBF	SPIRBF			
bit 7							bit (
Legend:		C = Clearable	bit							
R = Readab	le bit	W = Writable I	oit	U = Unimpler	nented bit, rea	ıd as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 14 bit 13	0 = Disables r Unimplemen	nodule and con module ted: Read as 'd p in Idle Mode I)'	, SDOx, SDIx i	and SSx as se	rial port pins				
		ue module oper module operati			le mode					
bit 12-7	Unimplemen	ted: Read as 'o)'							
bit 6	1 = A new b previous c	eive Overflow I yte/word is cor data in the SPIx ow has occurre	mpletely rece BUF register		arded. The us	er software has	s not read the			
bit 5-2	Unimplemen	ted: Read as 'd)'							
bit 1	SPITBF: SPIx Transmit Buffer Full Status bit									
	0 = Transmit s Automatically	not yet started, started, SPIxTX set in hardward cleared in hard	(B is empty e when CPU v	writes SPIxBUI		ding SPIxTXB om SPIxTXB to 3	SPIxSR			
bit 0	SPIRBF: SPI	k Receive Buffe	er Full Status I	bit						
		omplete, SPIx								

查爸哈TER 38-13218 PR STATUS AND CONTROL REGISTER

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSEN ⁽³⁾	СКР	MSTEN	-	SPRE<2:0>(2)		PPRE<	
bit 7						•	bit
Legend:							
R = Readabl	e bit	W = Writable b	bit	U = Unimplem	ented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-13	-	ted: Read as 'd					
bit 12	1 = Internal S	able SCKx pin t PI clock is disa PI clock is enat	bled, pin fund				
oit 11	1 = SDOx pin	able SDOx pin is not used by is controlled by	module; pin f	functions as I/O			
bit 10	1 = Commun	ord/Byte Commi ication is word-v ication is byte-w	vide (16 bits)				
bit 9	Master mode 1 = Input data 0 = Input data <u>Slave mode:</u>	ata Input Samp	d of data out ddle of data o	output time			
bit 8	CKE: SPIx C	lock Edge Seled	ct bit ⁽¹⁾				
				on from active c on from Idle cloo			
bit 7	$1 = \overline{SSx}$ pin u	Select Enable I sed for Slave m ot used by mod	node	de) ⁽³⁾ rolled by port fu	nction		
bit 6	1 = Idle state		gh level; activ	ve state is a low e state is a high			
bit 5	MSTEN: Mas 1 = Master m 0 = Slave mo		e bit				
	The CKE bit is n FRMEN = 1).	ot used in the I	Framed SPI	modes. Prograr	m this bit to 'o	' for the Frame	ed SPI mode
2 : [Do not set both P	rimary and Sec	ondary presc	alers to a value	of 1:1.		

查询REGISTER 18-20C3 (SPHX COM1: SPIx CONTROL REGISTER 1

3: This bit must be cleared when FRMEN = 1.

BEGISTER 318-23218P10CONT SPIX CONTROL REGISTER 1 (CONTINUED)

- 11 = Primary prescale 1:1 10 = Primary prescale 4:1
 - 01 = Primary prescale 4:1
 - 00 = Primary prescale 64:1
- **Note 1:** The CKE bit is not used in the Framed SPI modes. Program this bit to '0' for the Framed SPI modes (FRMEN = 1).
 - 2: Do not set both Primary and Secondary prescalers to a value of 1:1.
 - **3:** This bit must be cleared when FRMEN = 1.

查询REGISTER 1823C3 (SPHL CON2: SPIX CONTROL REGISTER	2
---	---

5444.0							
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
FRMEN	SPIFSD	FRMPOL	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
			_			FRMDLY	_
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15 bit 14	1 = Framed S 0 = Framed S	med SPIx Supp SPIx support en SPIx support dis me Sync Pulse	abled (<mark>SSx</mark> pi sabled		ne sync pulse ir	nput/output)	
DIC 14	1 = Frame sy 0 = Frame sy	nc pulse input nc pulse outpu	(slave) t (master)				
bit 13	1 = Frame sy	ame Sync Puls nc pulse is acti nc pulse is acti	ve-high				
bit 12-2	Unimplemen	ted: Read as '	0'				
bit 1	FRMDLY: Fra	ame Sync Pulse	e Edge Select	bit			
		nc pulse coinci nc pulse prece					
bit 0	Unimplemen	ted: This bit m	ust not be set	to '1' by the us	ser application		

© 2009 Microchip Technology Inc.

查句TESPIC33FJ32MC304供应商

查询**设见**C3NTER机NTEGRATED CIRCUIT™ (I²C™)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 19. Inter-Integrated Circuit[™] $(I^2C^{™})$ " (DS70195) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Inter-Integrated Circuit (I^2C) module provides complete hardware support for both Slave and Multi-Master modes of the I^2C serial communication standard, with a 16-bit interface.

The I²C module has a 2-pin interface:

- The SCLx pin is clock.
- The SDAx pin is data.

The I²C module offers the following key features:

- I²C interface supporting both Master and Slave modes of operation.
- I²C Slave mode supports 7 and 10-bit address.
- I²C Master mode supports 7 and 10-bit address.
- I²C port allows bidirectional transfers between master and slaves.
- Serial clock synchronization for I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control).
- I²C supports multi-master operation, detects bus collision and arbitrates accordingly.

19.1 Operating Modes

The hardware fully implements all the master and slave functions of the I^2C Standard and Fast mode specifications, as well as 7 and 10-bit addressing.

The l^2C module can operate either as a slave or a master on an l^2C bus.

The following types of I^2C operation are supported:

- I²C slave operation with 7-bit address
- I²C slave operation with 10-bit address
- I²C master operation with 7- or 10-bit address


For details about the communication sequence in each of these modes, refer to the "*dsPIC33F/PIC24H Family Reference Manual*". Please see the Microchip website (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual chapters.

19.2 I²C Registers

I2CxCON and I2CxSTAT are control and status registers, respectively. The I2CxCON register is readable and writable. The lower six bits of I2CxSTAT are read-only. The remaining bits of the I2CSTAT are read/write:

- I2CxRSR is the shift register used for shifting data internal to the module and the user application has no access to it.
- I2CxRCV is the receive buffer and the register to which data bytes are written, or from which data bytes are read.
- I2CxTRN is the transmit register to which bytes are written during a transmit operation.
- The I2CxADD register holds the slave address.
- A status bit, ADD10, indicates 10-bit Address mode.
- The I2CxBRG acts as the Baud Rate Generator (BRG) reload value.

In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV, and an interrupt pulse is generated. **21 GURE 193**BFJ32M**€C 174 BLOCES DIAGRAM** (x = 1)



R/W-0	U-0	R/W-0	R/W-1 HC	R/W-0	R/W-0	R/W-0	R/W-0				
I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN				
bit 15		•					bit				
R/W-0	R/W-0	R/W-0	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC				
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN				
bit 7		1	1				bit				
Legend:		II = I Inimpler	nented bit, rea	d as '0'							
R = Readal	ole hit	W = Writable		HS = Set in h	ardware	HC = Cleared	in Hardwar				
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn					
	ILFOR	1 - Dit 15 501			areu		Own				
bit 15	12CEN: 12Cx			ios the SDAy a		as sorial port pin					
		bles the I2Cx module and configures the SDAx and SCLx pins as serial port pins ables the I2Cx module. All I ² C [™] pins are controlled by port functions									
bit 14	Unimplemen	ted: Read as '	0'								
bit 13	I2CSIDL: Sto	p in Idle Mode	bit								
				evice enters ar	Idle mode						
-: 10	 continue module operation in Idle mode SCLREL: SCLx Release Control bit (when operating as I²C slave) 										
bit 12	1 = Release SCLx clock										
	0 = Hold SCLx clock low (clock stretch)										
	If STREN = 1: Bit is R/W (i.e., software can write '0' to initiate stretch and write '1' to release clock). Hardware cleat at beginning of slave transmission. Hardware clear at end of slave reception.										
	If STREN = 0 :										
	Bit is R/S (i.e. transmission.	, software can	only write '1' t	o release clock	<). Hardware cl	ear at beginning	of slave				
bit 11	IPMIEN: Intelligent Peripheral Management Interface (IPMI) Enable bit										
	1 = IPMI mod 0 = IPMI mod	e is enabled; a e disabled	all addresses A	cknowledged							
bit 10	A10M: 10-bit Slave Address bit										
		is a 10-bit slav is a 7-bit slave									
	 0 = I2CxADD is a 7-bit slave address DISSLW: Disable Slew Rate Control bit 										
bit 9	1 = Slew rate control disabled										
bit 9	1 = Slew rate		ed								
	1 = Slew rate 0 = Slew rate	control disable	ed ed								
	1 = Slew rate 0 = Slew rate SMEN: SMbu 1 = Enable I/0	control disable control enable is Input Levels	ed ed bit Is compliant wi	ith SMbus spec	cification						
bit 8	1 = Slew rate 0 = Slew rate SMEN: SMbu 1 = Enable I/0 0 = Disable S	control disable control enable is Input Levels D pin threshold Mbus input thr	ed bit ls compliant wi resholds	ith SMbus spec rating as I ² C s							
bit 8	1 = Slew rate 0 = Slew rate SMEN: SMbu 1 = Enable I/(0 = Disable S GCEN: Gene 1 = Enable in (module is	control disable control enable is Input Levels D pin threshold Mbus input thr ral Call Enable terrupt when a s enabled for re	ed bit ls compliant wi esholds bit (when ope general call a eception)	rating as I ² C s		RSR					
bit 8	1 = Slew rate 0 = Slew rate SMEN: SMbu 1 = Enable I/0 0 = Disable S GCEN: Gene 1 = Enable in (module is 0 = General of	control disable control enable is Input Levels D pin threshold Mbus input thr ral Call Enable terrupt when a s enabled for re call address dis	ed bit ls compliant wi resholds bit (when ope general call a eception) sabled	rating as I ² C s ddress is recei	lave) ved in the I2Cx	RSR					
bit 9 bit 8 bit 7 bit 6	1 = Slew rate 0 = Slew rate SMEN: SMbu 1 = Enable I/C 0 = Disable S GCEN: Gene 1 = Enable im (module is 0 = General c STREN: SCL	control disable control enable is Input Levels D pin threshold Mbus input thr ral Call Enable terrupt when a s enabled for re call address dis	ed bit ls compliant wi esholds bit (when ope general call a eception) sabled n Enable bit (w	rating as I ² C s	lave) ved in the I2Cx	RSR					

查询REGISTER 19211C302供应的: I2Cx CONTROL REGISTER

BEGISTER 319-132M268CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master, applicable during master receive) Value that is transmitted when the software initiates an Acknowledge sequence. 1 = Send NACK during Acknowledge 0 = Send ACK during Acknowledge
bit 4	ACKEN: Acknowledge Sequence Enable bit (when operating as I ² C master, applicable during master receive)
	 1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence 0 = Acknowledge sequence not in progress
bit 3	RCEN: Receive Enable bit (when operating as I ² C master)
	 1 = Enables Receive mode for I²C. Hardware clear at end of eighth bit of master receive data byte 0 = Receive sequence not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I ² C master)
	 1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence 0 = Stop condition not in progress
bit 1	RSEN: Repeated Start Condition Enable bit (when operating as I ² C master)
	 I = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence = Repeated Start condition not in progress
bit 0	 Repeated Start condition not in progress SEN: Start Condition Enable bit (when operating as I²C master)
Dit U	 1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence 0 = Start condition not in progress

R-0 HSC	R-0 HSC	U-0	U-0	U-0	R/C-0 HS	R-0 HSC	R-0 HSC
ACKSTAT	TRSTAT				BCL	GCSTAT	ADD10
bit 15							bit
R/C-0 HS	R/C-0 HS				R-0 HSC		
		R-0 HSC	R/C-0 HSC	R/C-0 HSC		R-0 HSC	R-0 HSC
IWCOL bit 7	I2COV	D_A	Р	S	R_W	RBF	TBF bi
Legend:		U = Unimple	emented bit, rea	ad as '0'		C = Clea	r only bit
R = Readable	e bit	W = Writable	e bit	HS = Set in ha	ardware	HSC = Hardwa	are set/clear
-n = Value at	POR	'1' = Bit is se	et	'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15 bit 14	1 = NACK rec 0 = ACK rece Hardware set TRSTAT: Tran 1 = Master tra	ing as l ² C [™] r ceived from sl vived from slav or clear at er nsmit Status b ansmit is in pr	naster, applical ave ve nd of slave Acki bit (when opera ogress (8 bits -	ting as I ² C mas		ion) e to master trans	mit operatio
		at beginning	of master trans	smission. Hard	ware clear at e	end of slave Ack	nowledge.
bit 13-11	Unimplemen	ted: Read as	' 0'				
bit 10	0 = No collisi	lision has bee on		ing a master op	peration		
bit 9		call address w	as received as not received		ss. Hardware o	clear at Stop det	ection.
bit 8	ADD10: 10-b 1 = 10-bit add 0 = 10-bit add Hardware set	dress was ma dress was not	tched matched	ched 10-bit add	dress. Hardwa	re clear at Stop	detection.
bit 7	IWCOL: Write				2		
	0 = No collisi	on	0	ster failed beca CxTRN while bu		,	
bit 6	I2COV: Rece						
	0 = No overfle	ow		CV register is st	-		
bit 5	1 = Indicates 0 = Indicates	that the last that the last t		vas data vas device addr			
		ar at device a	ddress match.	Hardware set b	by reception of	f slave byte.	
bit 4	P: Stop bit						
	1 = Indicates	that a Otam h					

查询REGISTER 1922 C302 GKSTAT: I2Cx STATUS REGISTER

BEGISTER 39-232M2G0STATT BCx STATUS REGISTER (CONTINUED)

bit 3	S: Start bit
	 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last
	Hardware set or clear when Start, Repeated Start or Stop detected.
bit 2	R_W: Read/Write Information bit (when operating as I ² C slave)
	1 = Read – indicates data transfer is output from slave
	 0 = Write – indicates data transfer is input to slave Hardware set or clear after reception of I²C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	1 = Receive complete, I2CxRCV is full
	0 = Receive not complete, I2CxRCV is empty
	Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	1 = Transmit in progress, I2CxTRN is full
	0 = Transmit complete, I2CxTRN is empty
	Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

查询REGISTER 1923C302 CAMER: I2Cx SLAVE MODE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
_	—	_	-	—		AMSK9	AMSK8	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0	
bit 7				•		•	bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
,								

bit 15-10 Unimplemented: Read as '0'

bit 9-0 AMSKx: Mask for Address bit x Select bit

1 = Enable masking for bit x of incoming message address; bit match not required in this position

0 = Disable masking for bit x; bit match required in this position

查句TESPIC33FJ32MC304供应商

查询20.01C3UNIVERSALHASENCHRONOUS RECEIVER TRANSMITTER (UART)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 17. UART" (DS70188) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 device family. The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins and also includes an IrDA[®] encoder and decoder.


The primary features of the UART module are:

- Full-Duplex, 8- or 9-bit Data Transmission through the UxTX and UxRX pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or two stop bits
- Hardware flow control option with UxCTS and UxRTS pins
- Fully integrated Baud Rate Generator with 16-bit prescaler
- Baud rates ranging from 10 Mbps to 38 bps at 40 MIPS
- Baud rates ranging from 4 Mbps to 61 bps at 4x mode at 40 MIPS
- 4-deep First-In First-Out (FIFO) Transmit Data buffer
- · 4-deep FIFO Receive Data buffer
- Parity, framing and buffer overrun error detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- · Transmit and Receive interrupts
- · A separate interrupt for all UART error conditions
- Loopback mode for diagnostic support
- · Support for sync and break characters
- Support for automatic baud rate detection
- IrDA[®] encoder and decoder logic
- 16x baud clock output for IrDA[®] support

A simplified block diagram of the UART module is shown in Figure 20-1. The UART module consists of these key hardware elements:

- Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

FIGURE 20-1: UART SIMPLIFIED BLOCK DIAGRAM



Note 1: Both UART1 and UART2 can trigger a DMA data transfer.

2: If DMA transfers are required, the UART TX/RX FIFO buffer must be set to a size of 1 byte/word (i.e., UTXISEL<1:0> = 00 and URXISEL<1:0> = 00).

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0			
UARTEN ⁽¹⁾	0-0	USIDL	IREN ⁽²⁾	RTSMD	0-0	UEN				
bit 15		USIDE		RISMD		ULIN	bit			
							Dit			
R/W-0 HC	R/W-0	R/W-0 HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
WAKE	LPBACK	ABAUD	URXINV	BRGH		L<1:0>	STSEL			
bit 7							bit			
Legend:		HC = Hardwa	re cleared							
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15	1 = UARTx is		ARTx pins are			ned by UEN<1: JARTx power co				
oit 14	Unimplemen	ted: Read as '	0'							
bit 13	USIDL: Stop in Idle Mode bit									
		nue module operate module operate		levice enters Id de	le mode					
	IREN: IrDA [®] Encoder and Decoder Enable bit ⁽²⁾									
		oder and decoo oder and decoo								
bit 11	RTSMD: Mode Selection for UxRTS Pin bit									
		in in Simplex n in in Flow Cont								
bit 10	Unimplemen	ted: Read as '	0'							
bit 9-8	UEN<1:0>: UARTx Enable bits									
	10 = UxTX, U 01 = UxTX, U	IxRX, <u>UxCTS</u> a IxRX and UxR1 nd UxRX pins a	nd UxRTS pir	ns are enabled abled an <u>d use</u> d	an <u>d used</u> d; UxCTS pin c	ontrolled by port controlled by po 3CLK pins conti	rt latches			
bit 7	WAKE: Wake	e-up on Start bit	Detect During	g Sleep Mode I	Enable bit					
		are on following		K pin; interrupt (generated on f	alling edge; bit	cleared			
bit 6	LPBACK: UA	RTx Loopback	Mode Select	bit						
		oopback mode k mode is disat								
bit 5	ABAUD: Auto	o-Baud Enable	bit							
						eception of a Sy	nc field (55/			
		her data; cleare e measuremen								
		e measuremen 7. "UART" (DS	t disabled or c	ompleted #dsPIC33F/PIC2	24H Family Refe	erence Manual"	for informati			

查询REGISTER 2021C3(UXXQD套 UARTx MODE REGISTER (CONTINUED)

bit 4	URXINV: Receive Polarity Inversion bit
	1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1'
bit 3	BRGH: High Baud Rate Enable bit
	 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode) 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
bit 2-1	PDSEL<1:0>: Parity and Data Selection bits
	 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity
bit 0	STSEL: Stop Bit Selection bit
	1 = Two Stop bits 0 = One Stop bit
Note di	

- Note 1: Refer to Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual" for information on enabling the UART module for receive or transmit operation.
 - 2: This feature is only available for the 16x BRG mode (BRGH = 0).

R/W-0	R/W-0	R/W-0	U-0	R/W-0 HC	R/W-0	R-0	R-1			
UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN ⁽¹⁾	UTXBF	TRMT			
pit 15							bit			
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0			
	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA			
oit 7							bit			
Legend:		HC = Hardwar	e cleared	C = Clea	ar only bit					
R = Readable	bit	W = Writable t	oit	U = Unimplen	nented bit, read	as '0'				
n = Value at l	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
oit 15,13	11 = Reserve 10 = Interrup transmit 01 = Interrup operatio 00 = Interrup	0>: Transmissio ed; do not use t when a charac t buffer becomes t when the last o ons are complete t when a charac one character o	ter is transfe s empty character is s ed ter is transfe	erred to the Transhifted out of the	nsmit Shift Regis e Transmit Shift	Register; all tr	ansmit			
bit 14	If IREN = 0: 1 = UxTX IdI 0 = UxTX IdI If IREN = 1: 1 = IrDA encomposition		state is '1'							
pit 12	Unimplemen	ited: Read as 'c	3							
pit 11	UTXBRK: Transmit Break bit									
	cleared b 0 = Sync Bre	nc Break on nex by hardware upo eak transmissior	on completion disabled or	n	lowed by twelve	e '0' bits, follow	ed by Stop b			
oit 10	UTXEN: Transmit Enable bit ⁽¹⁾ 1 = Transmit enabled, UxTX pin controlled by UARTx									
		: enabled, UxTX : disabled, any p	•	•	rted and buffer	is reset. UxTX	pin controlle			
pit 9		smit Buffer Full	Status bit (re	ead-only)						
	1 = Transmit				n oon be could	_				
ait O		buffer is not ful			er can de writter	1				
oit 8	1 = Transmit	mit Shift Registe Shift Register is Shift Register is	empty and t	ransmit buffer is			as complete			
oit 7-6		0>: Receive Inte				•				
	11 = Interrup		•		ve buffer full (i e	has 4 data o	horostora)			

TER 20-232 W 28 TA STATUS AND CONTROL REGISTER

Note 1: Refer to Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual" for information on enabling the UART module for transmit operation.

查询REGISTER 2020 30 ARTx STATUS AND CONTROL REGISTER (CONTINUED)

<u> </u>	
bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	 1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect 0 = Address Detect mode disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	 1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (read/clear only)
	1 = Receive buffer has overflowed
	 0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 → 0 transition) resets the receiver buffer and the UxRSR to the empty state
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty
Note 1:	Refer to Section 17. "UART" (DS70188) in the <i>"dsPIC33F/PIC24H Family Reference Manual"</i> for information on enabling the UART module for transmit operation.

查句TESPIC33FJ32MC304供应商

查询**21.0**IC**ENHANGEDICAN** (ECAN™) MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32MC302/304. dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 21. Enhanced Controller Area Network (ECAN™)" (DS70185) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

21.1 Overview

The Enhanced Controller Area Network (ECAN) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments. The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices contain up to two ECAN modules.

The ECAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH CAN specification. The module supports CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader can refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- Standard and extended data frames
- 0-8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- Automatic response to remote transmission requests
- Up to eight transmit buffers with application specified prioritization and abort capability (each buffer can contain up to 8 bytes of data)
- Up to 32 receive buffers (each buffer can contain up to 8 bytes of data)
- Up to 16 full (standard/extended identifier) acceptance filters
- · Three full acceptance filter masks
- DeviceNet[™] addressing support
- Programmable wake-up functionality with integrated low-pass filter

- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- Programmable clock source
- Programmable link to input capture module (IC2 for CAN1) for time-stamping and network synchronization
- · Low-power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

21.2 Frame Types

The ECAN module transmits various types of frames which include data messages, or remote transmission requests initiated by the user, as other frames that are automatically generated for control purposes. The following frame types are supported:

- Standard Data Frame: A standard data frame is generated by a node when the node wishes to transmit data. It includes an 11-bit Standard Identifier (SID), but not an 18-bit Extended Identifier (EID).
- Extended Data Frame: An extended data frame is similar to a standard data frame, but includes an extended identifier as well.
- Remote Frame:

It is possible for a destination node to request the data from the source. For this purpose, the destination node sends a remote frame with an identifier that matches the identifier of the required data frame. The appropriate data source node sends a data frame as a response to this remote request.

• Error Frame:

An error frame is generated by any node that detects a bus error. An error frame consists of two fields: an error flag field and an error delimiter field.


· Overload Frame:

An overload frame can be generated by a node as a result of two conditions. First, the node detects a dominant bit during interframe space which is an illegal condition. Second, due to internal conditions, the node is not yet able to start reception of the next message. A node can generate a maximum of 2 sequential overload frames to delay the start of the next message.

· Interframe Space:

Interframe space separates a proceeding frame (of whatever type) from a following data or remote frame.

查@JRF 2038FJ32MECAN 供应 DIAGRAM



查询知是BICMpdeswoBOperation

The ECAN module can operate in one of several operation modes selected by the user. These modes include:

- Initialization mode
- Disable mode
- Normal Operation mode
- Listen Only mode
- Listen All Messages mode
- Loopback mode

Modes are requested by setting the REQOP<2:0> bits (CiCTRL1<10:8>). Entry into a mode is Acknowledged by monitoring the OPMODE<2:0> bits (CiCTRL1<7:5>). The module does not change the mode and the OPMODE bits until a change in mode is acceptable, generally during bus Idle time, which is defined as at least 11 consecutive recessive bits.

21.3.1 INITIALIZATION MODE

In the Initialization mode, the module does not transmit or receive. The error counters are cleared and the interrupt flags remain unchanged. The user application has access to Configuration registers that are access restricted in other modes. The module protects the user from accidentally violating the CAN protocol through programming errors. All registers which control the configuration of the module can not be modified while the module is on-line. The ECAN module is not allowed to enter the Configuration mode while a transmission is taking place. The Configuration mode serves as a lock to protect the following registers:

- All Module Control registers
- Baud Rate and Interrupt Configuration registers
- Bus Timing registers
- · Identifier Acceptance Filter registers
- Identifier Acceptance Mask registers

21.3.2 DISABLE MODE

In Disable mode, the module does not transmit or receive. The module has the ability to set the WAKIF bit due to bus activity, however, any pending interrupts remains and the error counters retains their value.

If the REQOP<2:0> bits (CiCTRL1<10:8>) = 001, the module enters the Module Disable mode. If the module is active, the module waits for 11 recessive bits on the CAN bus, detect that condition as an Idle bus, then accept the module disable command. When the OPMODE<2:0> bits (CiCTRL1<7:5>) = 001, that indicates whether the module successfully went into Module Disable mode. The I/O pins reverts to normal I/O function when the module is in the Module Disable mode.

The module can be programmed to apply a low-pass filter function to the CiRX input line while the module or the CPU is in Sleep mode. The WAKFIL bit (CiCFG2<14>) enables or disables the filter.

Note: Typically, if the ECAN module is allowed to transmit in a particular mode of operation and a transmission is requested immediately after the ECAN module has been placed in that mode of operation, the module waits for 11 consecutive recessive bits on the bus before starting transmission. If the user switches to Disable mode within this 11-bit period, then this transmission is aborted and the corresponding TXABT bit is set and TXREQ bit is cleared.

21.3.3 NORMAL OPERATION MODE

Normal Operation mode is selected when REQOP<2:0> = 000. In this mode, the module is activated and the I/O pins assumes the CAN bus functions. The module transmits and receive CAN bus messages via the CiTX and CiRX pins.

21.3.4 LISTEN ONLY MODE

If the Listen Only mode is activated, the module on the CAN bus is passive. The transmitter buffers revert to the port I/O function. The receive pins remain inputs. For the receiver, no error flags or Acknowledge signals are sent. The error counters are deactivated in this state. The Listen Only mode can be used for detecting the baud rate on the CAN bus. To use this, it is necessary that there are at least two further nodes that communicate with each other.

21.3.5 LISTEN ALL MESSAGES MODE

The module can be set to ignore all errors and receive any message. The Listen All Messages mode is activated by setting REQOP<2:0> = '111'. In this mode, the data which is in the message assembly buffer, until the time an error occurred, is copied in the receive buffer and can be read via the CPU interface.

21.3.6 LOOPBACK MODE

If the Loopback mode is activated, the module connects the internal transmit signal to the internal receive signal at the module boundary. The transmit and receive pins revert to their port I/O function.

U-0	U-0	R/W-0	R/W-0	r-0	R/W-1	R/W-0	R/W-0		
_	_	CSIDL	ABAT	_		REQOP<2:0>			
oit 15	·		•				bit		
R-1	R-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0		
	OPMODE<2:0)>	—	CANCAP		_	WIN		
bit 7							bit		
Legend:		C = Writable	oit, but only '0	' can be written	to clear the bi	t r = Bit is Rese	erved		
R = Readab	le bit	W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown		
bit 15-14	Unimpleme	nted: Read as '	0'						
bit 13	CSIDL: Stop	o in Idle Mode bi	t						
	 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode 								
bit 12	ABAT: Abort All Pending Transmissions bit								
		II transmit buffer will clear this bit			borted				
bit 11	Reserved:	Do not use							
	1 = CAN FCAN clock is FCY								
	0 = CAN FCAN clock is FOSC								
bit 10-8	REQOP<2:0>: Request Operation Mode bits								
	000 = Set Normal Operation mode								
	001 = Set Disable mode 010 = Set Loopback mode								
	010 = Set Loopback mode 011 = Set Listen Only Mode								
	100 = Set Configuration mode								
	101 = Reserved 110 = Reserved								
	110 = Reserved 111 = Set Listen All Messages mode								
bit 7-5		2:0>: Operation							
	000 = Module is in Normal Operation mode								
	001 = Module is in Disable mode								
	010 = Module is in Loopback mode 011 = Module is in Listen Only mode								
	100 = Module is in Configuration mode								
	101 = Reserved								
	110 = Reserved								
bit 4	111 = Module is in Listen All Messages mode								
bit 3	Unimplemented: Read as '0' CANCAP: CAN Message Receive Timer Capture Event Enable bit								
	1 = Enable input capture based on CAN message receive 0 = Disable CAN capture								
bit 2-1		nted: Read as '	0'						
bit 0	•	lap Window Sel							
	1 = Use filter window								
	0 = Use buf								

查询REGISTER 2022C30GI内配函 ECAN™ CONTROL REGISTER 2

-								
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—		—	—	_	—	
bit 15							bit 8	
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0	
—	—	—	DNCNT<4:0>					
bit 7							bit 0	
Legend: C = Writable bit, but only '0' can be written to clear the bit								
R = Readable bit W = Writable		W = Writable	bit U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is se				'0' = Bit is cleared x = Bit is unknown			nown	
bit 15-5	Unimplemen	ted: Read as 'o	כ'					
bit 4-0	DNCNT<4:0>	: DeviceNet™	Filter Bit Num	ber bits				

it 4-0	DNCNT<4:0>: DeviceNet [™] Filter Bit Number bits
	10010-11111 = Invalid selection 10001 = Compare up to data byte 3, bit 6 with EID<17>
	•
	•
	•
	00001 = Compare up to data byte 1, bit 7 with EID<0> 00000 = Do not compare data bytes

© 2009 Microchip Technology Inc.

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0		
_	—	_			FILHIT<4:0>	>			
oit 15							bit		
U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0		
	N-1	K-0	K-0	ICODE<6:0>	K-0	N-0	K-0		
oit 7							bit		
.egend:		C - Writabla I	ait but only "	0' can be written	to clear the h	i+			
R = Readabl	le hit	W = Writable	-	U = Unimpler					
n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own		
oit 15-13	Unimpleme	nted: Read as '	0'						
bit 12-8		: Filter Hit Num							
	10000-1111	11 = Reserved							
	01111 = Filte	er 15							
	•								
	•								
	•								
	00001 = Filter 1 00000 = Filter 0								
it 7	Unimplemented: Read as '0'								
it 6-0	ICODE<6:0>: Interrupt Flag Code bits								
	1000101-1111111 = Reserved								
	1000100 = FIFO almost full interrupt								
	1000011 = Receiver overflow interrupt 1000010 = Wake-up interrupt								
	1000001 = Error interrupt								
	1000000 = No interrupt								
	•								
	•								
	•								
	0010000-0111111 = Reserved 0001111 = RB15 buffer Interrupt								
	•								
	•								
	•								
	0001001 = RB9 buffer interrupt								
	0001000 = RB8 buffer interrupt								
	0000111 = TRB7 buffer interrupt 0000110 = TRB6 buffer interrupt								
	0000110 = TRB5 buffer interrupt								
	0000100 = TRB4 buffer interrupt								
	0000011 = TRB3 buffer interrupt								
	0000010 = TRB2 buffer interrupt 0000001 = TRB1 buffer interrupt								
		TRB0 Buffer inte							

查询REGISTER 2124C3Citter ECAN™ FIFO CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
	DMABS<2:0>			_	_		_				
pit 15							bit 8				
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	—	—			FSA<4:0>						
bit 7							bit C				
Legend:		C = Writable b	oit. but only '()' can be writter	n to clear the b	bit					
R = Readab	le bit	W = Writable			mented bit, rea						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown				
	DMABS<2:0>: DMA Buffer Size bits										
	111 = Reser	111 = Reserved									
	110 = 32 buf	110 = 32 buffers in DMA RAM									
	101 = 24 buffers in DMA RAM										
		100 = 16 buffers in DMA RAM									
	011 = 12 buffers in DMA RAM 010 = 8 buffers in DMA RAM										
		ers in DMA RAM	-								
		ers in DMA RAM									
bit 12-5	Unimplemer	nted: Read as 'o)'								
bit 4-0	FSA<4:0>: FIFO Area Starts with Buffer bits										
	11111 = Read buffer RB31										
	11110 = Read buffer RB30										
	•										
	•										
	•										

00001 = TX/RX buffer TRB1 00000 = TX/RX buffer TRB0

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0				
				FBP	<5:0>						
bit 15	·	·					bit 8				
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0				
_	— FNRB<5:0>										
bit 7							bit C				
Legend:		C = Writable b	oit, but only '0	' can be written	to clear the	bit					
R = Readab	le bit	W = Writable I	-	U = Unimplen							
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown				
bit 15-14	•	ented: Read as 'o									
bit 13-8		FBP<5:0>: FIFO Buffer Pointer bits									
		RB31 buffer									
	011110 = H	RB30 buffer									
	•										
	•										
	•										
		TRB1 buffer TRB0 buffer									
bit 7-6		ented: Read as 'o	י'								
bit 5-0	•	>: FIFO Next Rea		ter bits							
		RB31 buffer									
		RB30 buffer									
	•										
	•										
	•										
	000001 =	TRB1 buffer									
	-	TRB0 buffer									

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-(
_	_	ТХВО	TXBP	RXBP	TXWAR	RXWAR	EWA					
bit 15	·			·								
R/C-0	R/C-0	R/C-0	U-0	R/C-0	R/C-0	R/C-0	R/C					
IVRIF	WAKIF	ERRIF	_	FIFOIF	RBOVIF	RBIF	TBI					
bit 7												
Legend:		C = Writable	bit, but only '0	' can be writter	n to clear the bit	t						
R = Readabl	e bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown					
bit 15-14	Unimplemer	ted: Read as '	0'									
bit 13	•	mitter in Error		bit								
		tter is in B		9								
bit 12	TXBP: Trans	mitter in Error S	State Bus Pas	sive bit								
		ter is in Bus Pa										
		ter is not in Bus										
bit 11		iver in Error Sta		ve bit								
		1 = Receiver is in Bus Passive state 0 = Receiver is not in Bus Passive state										
bit 10				na hit								
	TXWAR: Transmitter in Error State Warning bit 1 = Transmitter is in Error Warning state											
		ter is not in Erro		ate								
bit 9	RXWAR: Receiver in Error State Warning bit											
		is in Error War is not in Error	•									
bit 8		nsmitter or Red	-		hit							
		ter or Receiver		•								
				•								
bit 7		 0 = Transmitter or Receiver is not in Error State Warning state IVRIF: Invalid Message Received Interrupt Flag bit 										
	1 = Interrupt Request has occurred											
	-	Request has no										
bit 6		Wake-up Activi		ag bit								
	 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred 											
bit 5	-	-		ources in CilNT	TF<13:8> regist	er)						
bit 0		Request has of			11 410.0° regist							
	•	Request has no										
bit 4	-	ted: Read as '										
bit 3	•) Almost Full In		it								
		Request has o										
	0 = Interrupt	Request has no	ot occurred									
bit 2		Buffer Overflov		ag bit								
		Request has of Request has no										
hit 1	-	Request has no										
bit 1		ffer Interrupt Fl Request has o										
		Request has no										
bit 0	-	ffer Interrupt Fla										

© 2009 Microchip Technology Inc.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	_	_	—	_	_	_	_			
bit 15							bit			
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
IVRIE	WAKIE	ERRIE	—	FIFOIE	RBOVIE	RBIE	TBIE			
bit 7							bit			
		<u> </u>								
Legend:			•)' can be writter						
R = Readab		W = Writable	bit	-	nented bit, read					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
		to de De e de e é	.,							
bit 15-8	•	ted: Read as '								
bit 7		l Message Rec		pt Enable bit						
	 I = Interrupt Request Enabled Interrupt Request not enabled 									
bit 6	•	IE: Bus Wake-up Activity Interrupt Flag bit								
		t Request Enabled								
	0 = Interrupt F	Request not en	abled							
bit 5	ERRIE: Error	RIE: Error Interrupt Enable bit								
	1 = Interrupt F	Request Enable	ed							
	0 = Interrupt F	Request not en	abled							
bit 4	Unimplemen	ted: Read as ')'							
bit 3		Almost Full In		e bit						
	•	1 = Interrupt Request Enabled								
	•	Request not en								
bit 2		RBOVIE: RX Buffer Overflow Interrupt Enable bit								
		= Interrupt Request Enabled = Interrupt Request not enabled								
bit 1		RBIE: RX Buffer Interrupt Enable bit								
		Request Enable								
		Request not en								
bit 0		fer Interrupt En								
		Request Enable								
		Request not en								

查询depicase 132MC304供应意 REGISTER 24-8 CIEC ECAN™ TRANSMIT/RECEIVE ERROR COUNT REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
			TERRO	CNT<7:0>					
bit 15							bit 8		
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
				CNT<7:0>					
bit 7							bit 0		
Legend:		C = Writable bit	, but only '(0' can be written to	clear the t	pit			
R = Readable b	it	W = Writable bit	t	U = Unimplemented bit, read as '0'					
-n = Value at PC	DR	'1' = Bit is set		'0' = Bit is cleare	d	x = Bit is unknown			

bit 15-8	TERRCNT<7:0>: Transmit Error Count bits
bit 7-0	RERRCNT<7:0>: Receive Error Count bits

REGISTER 21-9: CiCFG1: ECAN™ BAUD RATE CONFIGURATION REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—		—		—			—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SJW	<1:0>			BRF	°<5:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7-6	SJW<1:0>: Synchronization Jump Width bits
	11 = Length is 4 x TQ
	10 = Length is 3 x TQ
	01 = Length is 2 x TQ
	00 = Length is 1 x TQ
bit 5-0	BRP<5:0>: Baud Rate Prescaler bits
	11 1111 = TQ = 2 x 64 x 1/FCAN
	•
	•
	•
	00 0010 = TQ = 2 x 3 x 1/FCAN
	00 0001 = TQ = 2 x 2 x 1/FCAN
	00 0000 = TQ = 2 x 1 x 1/FCAN

© 2009 Microchip Technology Inc.

U-0	R/W-x	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x			
	WAKFIL		_	—		SEG2PH<2:0>				
bit 15							bit 8			
R/W-x SEG2PHTS	R/W-x SAM	R/W-x	R/W-x EG1PH<2:0	R/W-x	R/W-x	R/W-x PRSEG<2:0>	R/W-x			
oit 7	SAIVI			-		FR3EG~2.02	bit C			
							bit e			
egend:										
R = Readable	bit	W = Writable I	oit	U = Unimpler	nented bit, read	d as '0'				
n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own			
oit 15	-	nted: Read as 'o								
pit 14		elect CAN bus Li		Vake-up bit						
	 1 = Use CAN bus line filter for wake-up 0 = CAN bus line filter is not used for wake-up 									
oit 13-11				e-up						
bit 10-8	Unimplemented: Read as '0' SEG2PH<2:0>: Phase Segment 2 bits									
10-0	111 = Lengt	0								
	•									
	•									
	000 = Lengt	h is 1 x Tq								
oit 7	SEG2PHTS: Phase Segment 2 Time Select bit									
		rogrammable								
	0 = Maximur	n of SEG1PH bi	ts or Informat	ion Processing	Time (IPT), wh	nichever is great	er			
oit 6	SAM: Sample of the CAN bus Line bit									
	1 = Bus line is sampled three times at the sample point									
	0 = Bus line is sampled once at the sample point									
oit 5-3	SEG1PH<2:0>: Phase Segment 1 bits									
	111 = Length is 8 x TQ									
	•									
	•									
	• 000 = Lengtl	h is 1 v To								
oit 2-0	-	>: Propagation ⁻	Time Seamen	it hits						
11 Z O	111 = Lengt		nine oeginen							
	•									
	•									
	•									
	000 = Lengt	h is 1 x Tq								
	0									

查询REGISTER 24244-3℃前在的查CAN™ ACCEPTANCE FILTER ENABLE REGISTER

					-	-	
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0
bit 7		•					bit 0
Legend:		C = Writable I	oit, but only '0'	can be writter	n to clear the bit		

Legend:	C = Writable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0

FLTENn: Enable Filter n to Accept Messages bits

1 = Enable Filter n

0 = Disable Filter n

REGISTER 21-12: CiBUFPNT1: ECAN™ FILTER 0-3 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F3BP<	<3:0>		F2BP<3:0>			
bit 15				•			bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F1BP<	<3:0>			F0BP<3:0>		
bit 7							bit 0

Legend:	C = Writable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-12	F3BP<3:0>: RX Buffer mask for Filter 3 1111 = Filter hits received in RX FIFO buffer
	1110 = Filter hits received in RX Buffer 14
	•
	•
	•
	0001 = Filter hits received in RX Buffer 1
	0000 = Filter hits received in RX Buffer 0
bit 11-8	F2BP<3:0>: RX Buffer mask for Filter 2 (same values as bit 15-12)
bit 7-4	F1BP<3:0>: RX Buffer mask for Filter 1 (same values as bit 15-12)
bit 3-0	F0BP<3:0>: RX Buffer mask for Filter 0 (same values as bit 15-12)

REGISTER	33F J 32MCi304		I™ FILTER	4-7 BUFFER		EGISTER	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F7BF	2<3:0>			F6BF	°<3:0>	
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F5BP	2<3:0>			F4BF	°<3:0>	
bit 7							bit (
Legend:		C = Writable	bit, but only '0	' can be written	to clear the bi		
R = Readabl	e bit	W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown
bit 15-12	1111 = Filte	RX Buffer mas r hits received in r hits received in	n RX FIFO bu				
bit 11-8 bit 7-4	0000 = Filter F6BP<3:0>:	r hits received in r hits received in RX Buffer mas RX Buffer mas	n RX Buffer 0 k for Filter 6 (s				

bit 3-0 F4BP<3:0>: RX Buffer mask for Filter 4 (same values as bit 15-12)

REGISTER 21-14: CIBUFPNT3: ECAN™ FILTER 8-11 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F11BP<3:0>				F10BI	P<3:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
 	F9BP	2<3:0>			F8BF	P<3:0>	
bit 7							bit 0
Legend:		C = Writable	bit, but only 'C	' can be written	to clear the bi	t	
R = Readable b	oit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			
bit 15-12	F11BP<3:0>	RX Buffer ma	sk for Filter 11				
	1111 = Filter	r hits received ir	n RX FIFO bu	ffer			
	1110 = Filter	r hits received ir	n RX Buffer 14	4			
	•						
	•						
	•						
	0001 = Filte	r hits received ir	n RX Buffer 1				
	0000 = Filter	r hits received in	n RX Buffer 0				
bit 11-8	F10BP<3:0>	RX Buffer ma	sk for Filter 10) (same values	as bit 15-12)		
bit 7-4		RX Buffer mas		-	-		
bit 3-0		RX Buffer mas	-				
		20.00.1100					

	21-13. 0100					INE OIS I EIN	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F15BP<3:0>				F14BF	><3:0>		
bit 15				•			bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F13B	P<3:0>			F12BF	><3:0>	
bit 7				•			bit 0
Legend:		C = Writable	bit, but only '0'	can be written	to clear the bit	t	
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-12	F15BP<3:0>	: RX Buffer ma	sk for Filter 15				
	1111 = Filte	r hits received in	n RX FIFO buf	fer			
	1110 = Filte	r hits received in	n RX Buffer 14				
	•						
	•						
	•						
	0001	r hits received in r hits received in					
bit 11-8	F14BP<3:0>	>: RX Buffer ma	sk for Filter 14	(same values	as bit 15-12)		
bit 7-4		>: RX Buffer ma			-		
					,		

bit 3-0 **F12BP<3:0>:** RX Buffer mask for Filter 12 (same values as bit 15-12)

© 2009 Microchip Technology Inc.

REGISTER	23F132MC304 21-16: CiRXI n (n =		™ АССЕРТ	ANCE FILTE	R STANDAR		REGISTER
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 15	÷	•			•		bit 8
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	—	EXIDE	—	EID17	EID16
bit 7							bit 0
Legend:		C = Writable b	oit, but only 'O)' can be writter	n to clear the bi	t	
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set				0' = Bit is cleared x = Bit is unknown			
bit 15-5		Standard Identif address bit SI		' to match filter			

	 1 = Message address bit SIDx must be '1' to match filter 0 = Message address bit SIDx must be '0' to match filter
bit 4	Unimplemented: Read as '0'
bit 3	EXIDE: Extended Identifier Enable bit
	If MIDE = 1 then:
	 1 = Match only messages with extended identifier addresses 0 = Match only messages with standard identifier addresses If MIDE = 0 then: Ignore EXIDE bit.
bit 2	Unimplemented: Read as '0'
bit 1-0	EID<17:16>: Extended Identifier bits
	 1 = Message address bit EIDx must be '1' to match filter 0 = Message address bit EIDx must be '0' to match filter

查询depIC33FI32MC304供应意 REGISTER 24-17: CIRXENEID: ECAN™ ACCEPTANCE FILTER EXTENDED IDENTIFIER REGISTER n (n = 0-15)

	•	•					
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0

Legend:	C = Writable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-0

EID<15:0>: Extended Identifier bits

 ${\tt 1}$ = Message address bit EIDx must be '1' to match filter

0 = Message address bit EIDx must be '0' to match filter

REGISTER 21-18: CiFMSKSEL1: ECAN™ FILTER 7-0 MASK SELECTION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F7MSł	<<1:0>	F6MSI	<<1:0>	F5MS	K<1:0>	F4MSK<1:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F3MSł	<<1:0>	F2MSI	<<1:0>	<1:0> F1MSK		F0MSI	< <1:0>
							bit

Legend:	C = Writable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-14	F7MSK<1:0>: Mask Source for Filter 7 bit 11 = No mask 10 = Acceptance Mask 2 registers contain mask 01 = Acceptance Mask 1 registers contain mask 00 = Acceptance Mask 0 registers contain mask
bit 13-12	F6MSK<1:0>: Mask Source for Filter 6 bit (same values as bit 15-14)
bit 11-10	F5MSK<1:0>: Mask Source for Filter 5 bit (same values as bit 15-14)
bit 9-8	F4MSK<1:0>: Mask Source for Filter 4 bit (same values as bit 15-14)
bit 7-6	F3MSK<1:0>: Mask Source for Filter 3 bit (same values as bit 15-14)
bit 5-4	F2MSK<1:0>: Mask Source for Filter 2 bit (same values as bit 15-14)
bit 3-2	F1MSK<1:0>: Mask Source for Filter 1 bit (same values as bit 15-14)
bit 1-0	F0MSK<1:0>: Mask Source for Filter 0 bit (same values as bit 15-14)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F15M	1SK<1:0>	F14MS	K<1:0>	F13MS	SK<1:0>	F12MSK<1:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F11N	ISK<1:0>	F10MS	K<1:0>	F9MS	K<1:0>	F8MSI	< <1:0>
bit 7		•					bit (
Legend:		C = Writable	oit, but only '0	' can be written	to clear the bit		
R = Readabl	le bit	W = Writable bit		U = Unimplemented bit, read as '0'		1 as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-14	11 = No mask 10 = Accepta 01 = Accepta	>: Mask Sourc c nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg	gisters contair gisters contair	n mask n mask			
bit 13-12	F14MSK<1:0	>: Mask Sourc	e for Filter 14	bit (same value	es as bit 15-14))	
bit 11-10	F13MSK<1:0	>: Mask Sourc	e for Filter 13	bit (same value	es as bit 15-14))	
bit 9-8	F12MSK<1:0	>: Mask Sourc	e for Filter 12	bit (same value	es as bit 15-14))	
bit 7-6	F11MSK<1:0	>: Mask Sourc	e for Filter 11	bit (same value	es as bit 15-14)		
bit 5-4	F10MSK<1:0	>: Mask Sourc	e for Filter 10	bit (same value	es as bit 15-14))	
bit 3-2	F9MSK<1:0>	: Mask Source	for Filter 9 bit	t (same values	as bit 15-14)		
h:+ 4 0			(

bit 1-0 **F8MSK<1:0>:** Mask Source for Filter 8 bit (same values as bit 15-14)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	
bit 15							b	
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x	
SID2	SID1	SID0	—	MIDE	_	EID17	EID16	
bit 7		•					b	
Legend: R = Readable	e bit	C = Writable W = Writable	, ,	' can be written U = Unimplen				
-n = Value at		'1' = Bit is set		-	U = Unimplemented bit, read as '0' '0' = Bit is cleared x = Bit is unknown			
bit 15-5	1 = Include I	Standard Identii bit SIDx in filter is don't care in	comparison	son				
bit 4	Unimpleme	nted: Read as '	0'					
bit 3	MIDE: Identi	fier Receive Mo	de bit					
		nly message typ ther standard o		or extended ad dress message			DE bit in fil	

- bit 2 Unimplemented: Read as '0'
- bit 1-0 EID<17:16>: Extended Identifier bits
 - 1 = Include bit EIDx in filter comparison
 - 0 = Bit EIDx is don't care in filter comparison

REGISTER 21-21: CIRXMnEID: ECAN[™] ACCEPTANCE FILTER MASK EXTENDED IDENTIFIER REGISTER n (n = 0-2)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x

R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/VV-X	R/W-X
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0

Legend:	C = Writable bit, but only '0	C = Writable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Include bit EIDx in filter comparison

0 = Bit EIDx is don't care in filter comparison

霍恩ISTER 21-22: CIRXFUL 平 毫CAN™	
REGISTER 21-22: CIRAFULT: ECAN "	RECEIVE BUFFER FULL REGISTER 1

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8
bit 15							bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0
bit 7							bit 0

Legend:	C = Writable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0 **RXFUL<15:0>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty

REGISTER 21-23: CIRXFUL2: ECAN™ RECEIVE BUFFER FULL REGISTER 2

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL31	RXFUL30	RXFUL29	RXFUL28	RXFUL27	RXFUL26	RXFUL25	RXFUL24
bit 15							bit 8

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL23	RXFUL22	RXFUL21	RXFUL20	RXFUL19	RXFUL18	RXFUL17	RXFUL16
bit 7							bit 0

Legend:	C = Writable bit, but o	C = Writable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	W = Writable bit U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 15-0 **RXFUL<31:16>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty

查询deBIC33EI3242304供应产1: ECAN™ RECEIVE BUFFER OVERFLOW REGISTER 1

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8
bit 15							bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0
bit 7							bit 0
Legend: C = Writable bit, but only '0' can be written to clear the bit							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							

'0' = Bit is cleared

x = Bit is unknown

bit 15-0

-n = Value at POR

RXOVF<15:0>: Receive Buffer n Overflow bits

'1' = Bit is set

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition

REGISTER 21-25: CiRXOVF2: ECAN™ RECEIVE BUFFER OVERFLOW REGISTER 2

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF31	RXOVF30	RXOVF29	RXOVF28	RXOVF27	RXOVF26	RXOVF25	RXOVF24
bit 15							bit 8

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF23	RXOVF22	RXOVF21	RXOVF20	RXOVF19	RXOVF18	RXOVF17	RXOVF16
bit 7							bit 0

Legend:	C = Writable bit, but o	C = Writable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 15-0

RXOVF<31:16>: Receive Buffer n Overflow bits

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition

© 2009 Microchip Technology Inc.

Tx/Rx BUFFER m CONTROL REGISTER

	(m = 0	,2,4,6; n = 1,3	3,5,7)							
R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0			
TXENn	TXABTn	TXLARBn	TXERRn	TXREQn	RTRENn	TXnPR	l<1:0>			
bit 15							bit			
		DA					DAMO			
R/W-0 TXENm	R-0 TXABTm ⁽¹⁾	R-0 TXLARBm ⁽¹⁾	R-0 TXERRm ⁽¹⁾	R/W-0 TXREQm	R/W-0 RTRENm	R/W-0 TXmPF	R/W-0			
bit 7	TADTIL	TALANDIN		TANLQIII			bit			
Legend:		C = Writable b	oit, but only '0'	can be writter	n to clear the bit					
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own			
bit 15-8	See Definition	n for Bits 7-0, C	ontrols Buffer	n						
bit 7	TXENm: TX/	RX Buffer Seleo	ction bit							
		1 = Buffer TRBn is a transmit buffer								
		Bn is a receive								
bit 6		essage Aborted	bit ⁽¹⁾							
	1 = Message			a a a fuille i						
6:4 <i>5</i>	-	completed tran		-						
bit 5		lessage Lost A								
	•	lost arbitration did not lose arl	•							
bit 4		ror Detected D								
		or occurred whi			ent					
		or did not occu								
bit 3	TXREQm: Me	essage Send R	equest bit							
	1 = Requests sent	s that a messag	e be sent. The	bit automatic	ally clears when	the message i	s successful			
		he bit to '0' wh	ile set requests	s a message a	abort					
bit 2	-		-	-						
		RTRENm: Auto-Remote Transmit Enable bit 1 = When a remote transmit is received, TXREQ will be set								
		0 = When a remote transmit is received, TXREQ will be unaffected								
bit 1-0		>: Message Tra								
		message priori		5						
		ermediate mes								
	01 = Low intermediate message priority									
		message priorit								

Note 1: This bit is cleared when TXREQ is set.

Note: The buffers, SID, EID, DLC, Data Field and Receive Status registers are located in DMA RAM.

查询知者ICECANMessageDaffers

ECAN Message Buffers are part of DMA RAM Memory. They are not ECAN special function registers. The user application must directly write into the DMA RAM area that is configured for ECAN Message Buffers. The location and size of the buffer area is defined by the user application.

BUFFER 21-1: ECAN[™] MESSAGE BUFFER WORD 0

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	—	SID10	SID9	SID8	SID7	SID6
bit 15							bit 8

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID5	SID4	SID3	SID2	SID1	SID0	SRR	IDE
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-2	SID<10:0>: Standard Identifier bits
bit 1	SRR: Substitute Remote Request bit
	1 = Message will request remote transmission
	0 = Normal message
bit 0	IDE: Extended Identifier bit
	1 = Message will transmit extended identifier
	0 = Message will transmit standard identifier

BUFFER 21-2: ECAN™ MESSAGE BUFFER WORD 1

U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	—	EID17	EID16	EID15	EID14
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID13	EID12	EID11	EID10	EID9	EID8	EID7	EID6

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12 Unimplemented: Read as '0'

bit 11-0 **EID<17:6>:** Extended Identifier bits

bit 7

bit 0

	33FJ32MC30/		BUFFER	WORD 2			
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID5	EID4	EID3	EID2	EID1	EID0	RTR	RB1
bit 15							bit
U-x	U-x	U-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_			RB0	DLC3	DLC2	DLC1	DLC0
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value at POR (1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown		
bit 15-10	EID<5:0>: E	xtended Identifie	er bits				
bit 9	RTR: Remo	te Transmission	Request bit				
		e will request rer	•	ssion			

	0 = Normal message
bit 8	RB1: Reserved Bit 1
	User must set this bit to '0' per CAN protocol.
bit 7-5	Unimplemented: Read as '0'
bit 4	RB0: Reserved Bit 0
	User must set this bit to '0' per CAN protocol.
bit 3-0	DLC<3:0>: Data Length Code bits

BUFFER 21-4: ECAN™ MESSAGE BUFFER WORD 3

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	rte 1			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	/te 0			
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-8 **Byte 1<15:8>:** ECAN™ Message byte 0

bit 7-0 Byte 0<7:0>: ECAN Message byte 1

查询的PFER 21-3-2MC304供放弃MESSAGE BUFFER WORD 4

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	te 3			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			By	te 2			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-8 Byte 3<15:8>: ECAN™ Message byte 3

bit 7-0 Byte 2<7:0>: ECAN Message byte 2

BUFFER 21-6: ECAN™ MESSAGE BUFFER WORD 5

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			By	te 5			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			By	te 4			
bit 7							bit 0
Legend:							
R = Roadahlo hi	t	M = M/ritable bit		II – Unimplor	montod hit road	1 22 (0)	

R = Readable bit	vv = vvritable bit	U = Unimplemented bit, rea	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 **Byte 5<15:8>:** ECAN™ Message byte 5

bit 7-0 Byte 4<7:0>: ECAN Message byte 4

查询户自RI2737FJ32MECAN做 Mess SAGE BUFFER WORD 6

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			B	/te 7			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			B	/te 6			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unkn			nown	

bit 15-8 Byte 7<15:8>: ECAN™ Message byte 7

bit 7-0 Byte 6<7:0>: ECAN Message byte 6

BUFFER 21-8: ECAN™ MESSAGE BUFFER WORD 7

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	_	_			FILHIT<4:0> ⁽¹⁾)	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_			—	—	—	—
bit 7							bit 0
Legend:							
R = Readable b	it	W = Writable I	oit	U = Unimplen	nented bit, read	as '0'	
-n = Value at PC)R	'1' = Bit is set	set '0' = Bit is cleared x = Bit is unknow			nown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **FILHIT<4:0>:** Filter Hit Code bits⁽¹⁾

Encodes number of filter that resulted in writing this buffer.

bit 7-0 Unimplemented: Read as '0'

Note 1: Only written by module for receive buffers, unused for transmit buffers.

查询22.0IC310-BUT/12)-BUT/12)-BUT/ANALOG-TO-DIGITAL CONVERTER (ADC1)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 16. Analog-to-Digital Converter (ADC)" (DS70183) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 devices have up to 9 ADC input channels.

The AD12B bit (AD1CON1<10>) allows each of the ADC modules to be configured by the user as either a 10-bit, 4-sample/hold ADC (default configuration) or a 12-bit, 1-sample/hold ADC.

Note: The ADC module needs to be disabled before modifying the AD12B bit.

22.1 Key Features

The 10-bit ADC configuration has the following key features:

- Successive Approximation (SAR) conversion
- Conversion speeds of up to 1.1 Msps
- Up to nine analog input pins
- External voltage reference input pins
- Simultaneous sampling of up to four analog input pins
- Automatic Channel Scan mode
- Selectable conversion trigger source
- Selectable Buffer Fill modes
- Four result alignment options (signed/unsigned, fractional/integer)
- · Operation during CPU Sleep and Idle modes

The 12-bit ADC configuration supports all the above features, except:

- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only one sample/hold amplifier in the 12-bit configuration, so simultaneous sampling of multiple channels is not supported.

Depending on the particular device pinout, the ADC can have up to nine analog input pins, designated AN0 through AN8. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs can be shared with other analog input pins. The actual number of analog input pins and external voltage reference input configuration depends on the specific device.

Block diagrams of the ADC module are shown in Figure 22-1 and Figure 22-2.

22.2 ADC Initialization

The following configuration steps should be performed.


- 1. Configure the ADC module:
 - a) Select port pins as analog inputs (AD1PCFGH<15:0> or AD1PCFGL<15:0>)
 - b) Select voltage reference source to match expected range on analog inputs (AD1CON2<15:13>)
 - c) Select the analog conversion clock to match desired data rate with processor clock (AD1CON3<7:0>)
 - d) Determine how many S/H channels is used (AD1CON2<9:8> and AD1PCFGH<15:0> or AD1PCFGL<15:0>)
 - e) Select the appropriate sample/conversion sequence (AD1CON1<7:5> and AD1CON3<12:8>)
 - f) Select how conversion results are presented in the buffer (AD1CON1<9:8>)
 - g) Turn on ADC module (AD1CON1<15>)
- 2. Configure ADC interrupt (if required):
 - a) Clear the AD1IF bit
 - b) Select ADC interrupt priority

22.3 ADC and DMA


If more than one conversion result needs to be buffered before triggering an interrupt, DMA data transfers can be used. ADC1 can trigger a DMA data transfer. If ADC1 is selected as the DMA IRQ source, a DMA transfer occurs when the AD1IF bit gets set as a result of an ADC1 sample conversion sequence.

The SMPI<3:0> bits (AD1CON2<5:2>) are used to select how often the DMA RAM buffer pointer is incremented.


The ADDMABM bit (AD1CON1<12>) determines how the conversion results are filled in the DMA RAM buffer area being used for ADC. If this bit is set, DMA buffers are written in the order of conversion. The module provides an address to the DMA channel that is the same as the address used for the non-DMA standalone buffer. If the ADDMABM bit is cleared, then DMA buffers are written in Scatter/Gather mode. The module provides a scatter/gather address to the DMA channel, based on the index of the analog input and the size of the DMA buffer.







查询FlGURE 32-32MC3(ADC) MODULE BLOCK DIAGRAM FOR dsPIC33FJ32MC302, dsPiC33FJ64MC202/802 AND dsPIC33FJ128MC202/802 DEVICES



查询REGISTER 22211C3 (A的其 CONTROL REGISTER 1

R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
ADON		ADSIDL	ADDMABM	—	AD12B	FORM	1<1:0>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0 HC,HS	R/C-0 HC, HS
	SSRC<2:0>		—	SIMSAM	ASAM	SAMP	DONE
bit 7							bit (
			1. I I				
Legend:		HC = Cleared	-	HS = Set by I		-l (Q)	
R = Readabl		W = Writable		-	nented bit, rea		
-n = Value at	PUR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	lown
bit 15		Operating Mod	le hit				
		dule is operatir					
	0 = ADC is o		5				
bit 14	Unimplemen	ted: Read as '	0'				
bit 13	ADSIDL: Stop	p in Idle Mode	bit				
			eration when de tion in Idle mod		le mode		
bit 12	ADDMABM:	DMA Buffer Bu	uild Mode bit				
	1 = DMA buf	fers are writter	in the order of	conversion. T	he module pro	vides an addre	ss to the DM
			e as the addres n in Scatter/Gat				athor addros
			ised on the inde				
bit 11	Unimplemen	ted: Read as '	0'				
bit 10	AD12B: 10-b	it or 12-bit Ope	eration Mode bit	t			
		-channel ADC channel ADC	•				
bit 9-8	FORM<1:0>:	Data Output F	ormat bits				
	For 10-bit ope						
			T=sddd dddo dd dddd dd00		, where $s = .N0$	OT.d<9>)	
		•	= ssss sssd		/here ₅ = .NO ⁻	Г.d<9>)	
			00dd dddd d			,	
	For 12-bit ope				udana N		
			T=sddd dddo dd dddd dddo		, where s = .N	01.d<11>)	
			= ssss sddd		vhere s = .NO ⁻	T.d<11>)	
	00 = Integer ((DOUT = 0000	dddd dddd d	lddd)			
bit 7-5		-	Source Select				
			sampling and	starts conversi	on (auto-conve	ert)	
	110 = Reserv		interval ends s	ampling and s	tarts conversio	n	
			ADC1) compare				
	011 = Motor (arts conversio	n	
		er (Timer3 for	ADC1) compare	e ends samplir	ng and starts o		
	001 = Active	er (Timer3 for transition on IN		e ends samplir ampling and sta	ng and starts c arts conversior		

童爸。ISTER 322 J32 MD 06 ON 在 首DC1 CONTROL REGISTER 1 (CONTINUED)

bit 3	SIMSAM: Simultaneous Sample Select bit (only applicable when CHPS<1:0> = 01 or 1x)
	<pre>When AD12B = 1, SIMSAM is: U-0, Unimplemented, Read as '0' 1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS<1:0> = 1x); or Samples CH0 and CH1 simultaneously (when CHPS<1:0> = 01) 0 = Samples multiple channels individually in sequence</pre>
bit 2	ASAM: ADC Sample Auto-Start bit
	 1 = Sampling begins immediately after last conversion. SAMP bit is auto-set 0 = Sampling begins when SAMP bit is set
bit 1	SAMP: ADC Sample Enable bit
	 1 = ADC sample/hold amplifiers are sampling 0 = ADC sample/hold amplifiers are holding If ASAM = 0, software can write '1' to begin sampling. Automatically set by hardware if ASAM = 1. If SSRC = 000, software can write '0' to end sampling and start conversion. If SSRC ≠ 000, automatically cleared by hardware to end sampling and start conversion.
bit 0	DONE: ADC Conversion Status bit
	 1 = ADC conversion cycle is completed 0 = ADC conversion not started or in progress Automatically set by hardware when ADC conversion is complete. Software can write '0' to clear DONE status (software not allowed to write '1'). Clearing this bit does NOT affect any operation in progress. Automatically cleared by hardware at start of a new conversion.

查询REGISTER 2222 C30A的共产文形2: ADC1 CONTROL REGISTER 2

R/W-0	R/W-	-0 R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	VCFG<2	2:0>		_	CSCNA	CHPS	<1:0>
bit 15							bit 8
		D 444 0	D 444 0	D 444 0	D # 4 / 0	D 444.0	D #44 0
R-0	U-0	R/W-0	-	R/W-0	R/W-0	R/W-0	R/W-0
BUFS	—		SMPI	<3:0>		BUFM	ALTS
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writa	ble bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is	set	'0' = Bit is cle		x = Bit is unkr	nown
bit 15-13	VCFG<2	2:0>: Converter	/oltage Reference	Configuration	n bits		
		ADREF+	ADREF-				
	000	Avdd	Avss				
	001	External VREF+	Avss				
	010	AVDD	External VREF-				
	011	External VREF+	External VREF-				
	1xx	Avdd	Avss				
bit 12-11	Unimple	emented: Read	as '0'				
bit 10		•	ections for CH0+ d	uring Sample	A bit		
	1 = Sca 0 = Do i	n inputs not scan inputs					
bit 9-8	CHPS<1	1:0>: Selects Ch	annels Utilized bits	i			
			S<1:0> is: U-0, Un	implementee	d, Read as '0'		
		verts CH0, CH1 verts CH0 and 0					
		verts CH0					
bit 7	BUFS: E	Buffer Fill Status	bit (only valid wher	ו BUFM = 1)			
			ng buffer 0x8-0xF,	-	ccess data in 0	k0-0x7	
	0 = ADC	C is currently fillir	ng buffer 0x0-0x7,	user should a	ccess data in 0	x8-0xF	
bit 6	Unimple	emented: Read	as '0'				
bit 5-2		:0>: Selects Incr ns per interrupt	ement Rate for DM	1A Addresses	bits or number	of sample/conv	version
	1111 =I r	ncrements the D	MA address or ge	enerates inter	rupt after comp	letion of every	16th sample
		conversion opera					450
		conversion opera	MA address or ge	enerates inter	rupt after comp	letion of every	15th sample
	•						
	•						
	•	neromonte the D	MA addross after (omplotion of	overy 2nd same		poration
			MA address after on MA add				
bit 1		Buffer Fill Mode		·	5		
	1 = Star	ts buffer filling at	address 0x0 on fi		nd 0x8 on next i	interrupt	
	$0 = \Delta have$		nuffer at address 0	vO			
bit 0		ays starts filling l	ouffer at address 0 ample Mode Select				
bit 0	ALTS: A	ays starts filling I Iternate Input Sa	ouffer at address 0 ample Mode Select selects for Sample	bit	nple and Sampl	e B on next sar	nple

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC	_				SAMC<4:0>	1)	
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ADCS	<7:0> ⁽²⁾			
bit 7							bit
Legend:							
R = Readabl	e bit	W = Writable b	oit	U = Unimpler	mented bit, re	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
bit 15	1 = ADC inte	Conversion Clo ernal RC clock erived from system					
bit 14-13	Unimpleme	nted: Read as 'o)'				
bit 12-8	SAMC<4:0>	: Auto Sample T	ïme bits ⁽¹⁾				
	11111 = 31	TAD					
	•						
	•						
	•						
	00001 = 1 T 00000 = 0 T						
bit 7-0	ADCS<7:0>	: ADC Conversio	on Clock Sele	ct bits ⁽²⁾			
	11111111 =	Reserved					
	•						
	•						
	•						
	•						
	01000000 = 00111111 =	= Reserved = Tcy → (ADCS<7	7:0> + 1) = 64	• Tcy = Tad			
	•						
	•						
	•						
		TCY · (ADCS<7					
		TCY · (ADCS<7					
	<u> </u>	TCY · (ADCS<7	$7 \cdot 0 < \pm 1 = 1$	$T_{CV} - T_{AD}$			

TER 32-3.32 AD CONS CONTROL REGISTER 3

2: This bit is not used if AD1CON3<15> (ADRC) = 1.

查询REGISTER 22-4.C30ADTCON4: ADC1 CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	_	—	DMABL<2:0>		
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplei	mented bit, read	1 as '0'	
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	eared	x = Bit is unkr	nown

bit 15-3 Unimplemented: Read as '0'

bit 2-0

DMABL<2:0>: Selects Number of DMA Buffer Locations per Analog Input bits

111 = Allocates 128 words of buffer to each analog input

110 = Allocates 64 words of buffer to each analog input

101 = Allocates 32 words of buffer to each analog input

100 = Allocates 16 words of buffer to each analog input

011 = Allocates 8 words of buffer to each analog input

010 = Allocates 4 words of buffer to each analog input

001 = Allocates 2 words of buffer to each analog input

000 = Allocates 1 word of buffer to each analog input

© 2009 Microchip Technology Inc.

在这小子ER-32-5-32-Months 中空的 ADC1 INPUT CHANNEL 1, 2, 3 SELECT REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_			_		CH123N	IB<1:0>	CH123SB
bit 15							bit
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
0-0	0-0	0-0	0-0	0-0	CH123N		CH123SA
 bit 7	—		_		CITZ3N	IA~1.02	bit
Legend: R = Readable	a hit	W = Writable	hit	LI – Unimplo	montod hit road	1 00 '0'	
-n = Value at		'1' = Bit is set		0 – Onimple 0' = Bit is cle	mented bit, read	x = Bit is unk	(00)//0
bit 10-9	dsPIC33FJ32 If AD12B = 1: 11 = Reserve 10 = Reserve 01 = Reserve 00 = Reserve If AD12B = 0: 11 = Reserve 10 = Reserve 01 = Reserve 11 = Reserve 10 = Reserve 10 = Reserve 01 = CH1, CH	2 MC302, dsPl(d d d d d	ve input is VR	02/802 and ds	or Sample B bits PIC33FJ128MC		ces only:
	dsPIC33FJ32 If AD12B = 1: 11 = Reserve 10 = Reserve 01 = Reserve 00 = Reserve If AD12B = 0: 11 = Reserve	d d d	C33FJ64MC2	04/804 and ds	PIC33FJ128MC	:204/804 devi	ces only:
	10 = CH1 neg 01 = CH1, CH		ve input is VR	EF-	N7, CH3 negati	ve input is AN	18
bit 8	CH123SB: Ch If AD12B = 1: 1 = Reserved 0 = Reserved		Positive Input	Select for Sam	ple B bit		
	<u>If AD12B = 0:</u> 1 = CH1 posit 0 = CH1 posit	ive input is AN			, CH3 positive ir		

查询Register 2225C3040并在 23: ADC1 INPUT CHANNEL 1, 2, 3 SELECT REGISTER (CONTINUED)

bit 2-1

CH123NA<1:0>: Channel 1, 2, 3 Negative Input Select for Sample A bits dsPIC33FJ32MC302, dsPIC33FJ64MC202/802 and dsPIC33FJ128MC202/802 devices only: If AD12B = 1:

- 11 = Reserved
- 10 = Reserved
- 01 = Reserved
- 00 = Reserved

If AD12B = 0:

- 11 = Reserved
- 10 = Reserved
- 01 = CH1, CH2, CH3 negative input is VREF-
- 00 = CH1, CH2, CH3 negative input is VREF-

dsPIC33FJ32MC304, dsPIC33FJ64MC204/804 and dsPIC33FJ128MC204/804 devices only: If AD12B = 1:

11 = Reserved 10 = Reserved 01 = Reserved 00 = Reserved

If AD12B = 0:

- 11 = Reserved
- 10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8 01 = CH1, CH2, CH3 negative input is VREF-
- 00 = CH1, CH2, CH3 negative input is VREF-

bit 0 CH123SA: Channel 1, 2, 3 Positive Input Select for Sample A bit

If AD12B = 1:

- 1 = Reserved
- 0 = Reserved

If AD12B = 0:

- 1 = CH1 positive input is AN3, CH2 positive input is AN4, CH3 positive input is AN5
- 0 = CH1 positive input is AN0, CH2 positive input is AN1, CH3 positive input is AN2

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
CH0NB		_			CH0SB<4:0>	>				
bit 15							bit 8			
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
CH0NA	—	_			CH0SA<4:0>	>				
bit 7							bit (
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplei	nented bit, rea	ad as '0'				
-n = Value a		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15	CHONB Cha	annel 0 Negative	- Input Select f	for Sample B b	it					
		CHONB: Channel 0 Negative Input Select for Sample B bit 1 = Channel 0 negative input is AN1								
		0 negative inpu								
		U 1								
bit 14-13	Unimplemer	nted: Read as '	0'							
	-	n ted: Read as ' >: Channel 0 Po		lect for Sample	e B bits					
	CH0SB<4:0 dsPIC33FJ3	>: Channel 0 Pc 2MC304, dsPl0	ositive Input Se C33FJ64MC20	•		C204/804 devic	ces only:			
bit 14-13 bit 12-8	CH0SB<4:0 dsPIC33FJ3	>: Channel 0 Pc	ositive Input Se C33FJ64MC20	•		C204/804 devic	ces only:			
	CH0SB<4:0 dsPIC33FJ3	>: Channel 0 Pc 2MC304, dsPl0	ositive Input Se C33FJ64MC20	•		C204/804 devid	es only:			
	CH0SB<4:03 dsPIC33FJ3 01000 = Cha • •	>: Channel 0 Pc 2MC304, dsPl0 annel 0 positive	ositive Input Se C33FJ64MC20 input is AN8	•		C204/804 devic	ces only:			
	CH0SB<4:03 dsPIC33FJ3 01000 = Cha	>: Channel 0 Pc 2MC304, dsPl0 annel 0 positive annel 0 positive	ositive Input Se C33FJ64MC20 input is AN8 input is AN2	•		C204/804 devid	ces only:			
	CH0SB<4:0> dsPIC33FJ3 01000 = Cha	>: Channel 0 Pc 2MC304, dsPl0 annel 0 positive	ositive Input Se C33FJ64MC20 input is AN8 input is AN2 input is AN1	•		C204/804 devid	ces only:			
	CH0SB<4:0> dsPIC33FJ3 01000 = Cha	Channel 0 Pc 2MC304, dsPl0 annel 0 positive annel 0 positive annel 0 positive	ositive Input Se C33FJ64MC20 input is AN8 input is AN2 input is AN1 input is AN0	4/804 and dsF	PIC33FJ128M					
	CH0SB<4:0> dsPIC33FJ3 01000 = Cha	Channel 0 Pc 2MC304, dsPl0 annel 0 positive annel 0 positive annel 0 positive annel 0 positive	ositive Input Se C33FJ64MC20 input is AN8 input is AN2 input is AN1 input is AN0 C33FJ64MC20	4/804 and dsF	PIC33FJ128M					
	CH0SB<4:0> dsPIC33FJ3 01000 = Cha	>: Channel 0 Pc 2MC304, dsPl0 annel 0 positive annel 0 positive annel 0 positive annel 0 positive annel 0 positive 2MC302, dsPl0	ositive Input Se C33FJ64MC20 input is AN8 input is AN2 input is AN1 input is AN0 C33FJ64MC20	4/804 and dsF	PIC33FJ128M					
	CH0SB<4:0> dsPIC33FJ3 01000 = Cha	>: Channel 0 Pc 2MC304, dsPl0 annel 0 positive annel 0 positive annel 0 positive annel 0 positive annel 0 positive 2MC302, dsPl0	ositive Input Se C33FJ64MC20 input is AN8 input is AN2 input is AN1 input is AN0 C33FJ64MC20	4/804 and dsF	PIC33FJ128M					
	CH0SB<4:03 dsPIC33FJ3 01000 = Cha	>: Channel 0 Pc 2MC304, dsPl0 annel 0 positive annel 0 positive annel 0 positive 2MC302, dsPl0 annel 0 positive	input is AN2 input is AN2 input is AN1 input is AN0 C33FJ64MC20 input is AN5	4/804 and dsF	PIC33FJ128M					
	CH0SB<4:03 dsPIC33FJ3 01000 = Cha	>: Channel 0 Pc 2MC304, dsPl0 annel 0 positive annel 0 positive annel 0 positive 2MC302, dsPl0 annel 0 positive	input is AN2 input is AN2 input is AN1 input is AN0 C33FJ64MC20 input is AN5 input is AN5	4/804 and dsF	PIC33FJ128M					
bit 12-8	CH0SB<4:03 dsPIC33FJ3 01000 = Cha 00010 = Cha 00001 = Cha 00000 = Cha	>: Channel 0 Pc 2MC304, dsPl0 annel 0 positive annel 0 positive annel 0 positive 2MC302, dsPl0 annel 0 positive annel 0 positive annel 0 positive annel 0 positive	input is AN2 input is AN2 input is AN1 input is AN0 C33FJ64MC20 input is AN0 C33FJ64MC20 input is AN2 input is AN1 input is AN1 input is AN0.	4/804 and dsF 2/802 and dsF	PIC33FJ128M					
	CH0SB<4:03 dsPIC33FJ3 01000 = Cha 00010 = Cha 00001 = Cha 00000 = Cha dsPIC33FJ3 00101 = Cha 00010 = Cha 00010 = Cha 00001 = Cha 00001 = Cha 1 = Channel	>: Channel 0 Pc 2MC304, dsPl0 annel 0 positive annel 0 positive annel 0 positive annel 0 positive 2MC302, dsPl0 annel 0 positive annel 0 positive	input is AN2 input is AN2 input is AN1 input is AN0 C33FJ64MC20 input is AN0 C33FJ64MC20 input is AN5 input is AN2 input is AN1 input is AN1 input s AN0. e Input Select 1 t is AN1	4/804 and dsF 2/802 and dsF	PIC33FJ128M					
bit 12-8	CH0SB<4:03 dsPIC33FJ3 01000 = Cha	>: Channel 0 Pc 2MC304, dsPl0 annel 0 positive annel 0 positive annel 0 positive 2MC302, dsPl0 annel 0 positive annel 0 positive annel 0 positive annel 0 positive annel 0 positive annel 0 positive	ositive Input Se C33FJ64MC20 input is AN8 input is AN2 input is AN1 input is AN0 C33FJ64MC20 input is AN5 input is AN5 input is AN1 input is AN0. e Input Select 1 t is AN1 t is VREF-	4/804 and dsF 2/802 and dsF	PIC33FJ128M					

查询REGISTER 222 AC3 (AD1 CHEO: ADC1 INPUT CHANNEL 0 SELECT REGISTER (CONTINUED)

bit 4-0	CH0SA<4:0>: Channel 0 Positive Input Select for Sample A bits dsPIC33FJ32MC304, dsPIC33FJ64MC204/804 and dsPIC33FJ128MC204/804 devices only: 01000 = Channel 0 positive input is AN8
	•
	•
	•
	00010 = Channel 0 positive input is AN2
	00001 = Channel 0 positive input is AN1
	00000 = Channel 0 positive input is AN0
	dsPIC33FJ32MC302, dsPIC33FJ64MC202/802 and dsPIC33FJ128MC202/802 devices only: 00101 = Channel 0 positive input is AN5
	•
	•
	•

00010 = Channel 0 positive input is AN2 00001 = Channel 0 positive input is AN1

00000 = Channel 0 positive input is AN0

在这小时间。22月32月32月6日的10001 INPUT SCAN SELECT REGISTER LOW(1,2)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	
_	—	—	_	—	_	_	CSS8	
bit 15	·				•		bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	
bit 7					•	·	bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set '0' =			'0' = Bit is cle	eared	x = Bit is unk	nown		

bit 15-9 Unimplemented: Read as '0'

bit 8-0 CSS<8:0>: ADC Input Scan Selection bits

1 = Select ANx for input scan

0 = Skip ANx for input scan

Note 1: On devices without nine analog inputs, all AD1CSSL bits can be selected by user application. However, inputs selected for scan without a corresponding input on device converts VREFL.

2: CSSx = ANx, where x = 0 through 8.

REGISTER 22-8: AD1PCFGL: ADC1 PORT CONFIGURATION REGISTER LOW^(1,2,3)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	—	_	—	_	—	—	PCFG8
bit 15						•	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0
Logond:							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-9 Unimplemented: Read as '0'

bit 8-0 PCFG<8:0>: ADC Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexer connected to AVss

0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

- **Note 1:** On devices without nine analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.
 - **2:** PCFGx = ANx, where x = 0 through 8.
 - **3:** PCFGx bits have no effect if ADC module is disabled by setting ADxMD bit in the PMDx register. In this case, all port pins are multiplexed with ANx will be in Digital mode.

查询26.01C治以及的DIG供在达到O-ANALOG CONVERTER (DAC)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 33. Audio Digi-(DAC)" tal-to-Analog Converter (DS70211) of the dsPIC33F/PIC24H Family Reference Manual, which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Audio Digital-to-Analog Converter (DAC) module is a 16-bit Delta-Sigma signal converter designed for audio applications. It has two output channels, left and right to support stereo applications. Each DAC output channel provides three voltage outputs, positive DAC output, negative DAC output, and the midpoint voltage dsPIC33FJ64MC804 output for the and dsPIC33FJ128MC804 devices. The dsPIC33FJ64MC802 and dsPIC33FJ128MC802 devices provide positive DAC output and negative DAC output voltages.

23.1 KEY FEATURES

- 16-bit resolution (14-bit accuracy)
- Second-Order Digital Delta-Sigma Modulator
- · 256 X Over-Sampling Ratio
- 128-Tap FIR Current-Steering Analog Reconstruction Filter
- 100 KSPS Maximum Sampling Rate
- User controllable Sample Clock
- Input Frequency 45 kHz max
- Differential Analog Outputs
- Signal-To-Noise: 90 dB
- 4-deep input Buffer
- 16-bit Processor I/O, and DMA interfaces

23.2 DAC Module Operation

The functional block diagram of the Audio DAC module is shown in Figure 23-1. The Audio DAC module provides a 4-deep data input FIFO buffer for each output channel. If the DMA module and/or the processor cannot provide output data in a timely manner, and the FIFO becomes empty, the DAC accepts data from the DAC Default Data register (DACDFLT). This safety feature is useful for industrial control applications where the DAC output controls an important processor or machinery. The DACDFLT register should be initialized with a "safe" output value. Often the safe output value is either the midpoint value (0x8000) or a zero value (0x0000).

The digital interpolator up-samples the input signals, where the over-sampling ratio is 256x which creates data points between the user supplied data points. The interpolator also includes processing by digital filters to provide "noise shaping" to move the converter noise above 20 kHz (upper limit of the pass band). The output of the interpolator drives the Sigma-Delta modulator. The serial data bit stream from the Sigma-Delta modulator is processed by the reconstruction filter. The differential outputs of the reconstruction filter are amplified by Op Amps to provide the required peak-to-peak voltage swing.

Note: The DAC module is designed specifically for audio applications and is not recommended for control type applications.

23.3 DAC Output Format

The DAC output data stream can be in a two's complement signed number format or as an unsigned number format.

The Audio DAC module features the ability to accept the 16-bit input data in a two's complement signed number format or as an unsigned number format. The data formatting is controlled by the Data Format Control (FORM<8>) bit in the DAC1CON register. The supported formats are:

- 1 = Signed (two's complement)
- 0 = Unsigned

If the FORM bit is configured for "Unsigned data" then the user input data yields the following behavior:

- 0xFFFF = most positive output voltage
- 0x8000 = mid point output voltage
- 0x7FFF = a value just below the midpoint
- 0x0000 = minimum output voltage

If the FORM bit is configured for "signed data" then the user input data yields the following behavior:

- 0x7FFF = most positive output voltage
- 0x0000 = mid point output voltage
- 0xFFFF = value just below the midpoint
- 0x8000 = minimum output voltage

The Audio DAC provides an analog output proportional to the digital input value. The maximum 100,000 samples per second (100 ksps) update rate provides good quality audio reproduction.

23.4 DAC CLOCK 查询dsPIC33FJ32MC304供应商 The DAC clock signal clocks the internal logic of the

Audio DAC clock signal clocks the internal logic of the Audio DAC module. The data sample rate of the Audio DAC is an integer division of the rate of the DAC clock. The DAC clock is generated via a clock divider circuit that accepts an auxiliary clock from the auxiliary oscillator. The divisor ratio is programmed by clock divider bits (DACFDIV<6:0>) in the DAC Control register (DAC1CON). The resulting DAC clock must not exceed 25.6 MHz. If lower sample rates are to be used, then the DAC filter clock frequency may be reduced to reduce power consumption. The DAC clock frequency is 256 times the sampling frequency.







FIGURE 23-2: AUDIO DAC OUTPUT FOR RAMP INPUT (UNSIGNED)



R/W-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0			
DACEN		DACSIDL	AMPON		_	_	FORM			
bit 15							b			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1			
_		1000 0	10000	DACFDIV<6:		1010 0	1000 1			
bit 7							b			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, rea	ıd as '0'				
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unki	nown			
bit 15	DACEN: DA	C1 Enable bit								
		1 = Enables module								
	0 = Disables									
bit 14	-	nted: Read as								
bit 13	DACSIDL: Stop in Ideal Mode bit									
		nue module opera			dle mode					
bit 12	AMPON: Enable Analog Output Amplifier in Sleep Mode/Stop-in Idle Mode									
		Dutput Amplifier Dutput Amplifier								
bit 11-9	Unimpleme	nted: Read as	'O'							
bit 8	FORM: Data	Format Select	bit							
	1 = Signed integer 0 = Unsigned integer									
hit 7	•	•	· ~ '							
bit 7	-	nted: Read as :0>: DAC Cloc								
bit 6-0		Divide input clo								
	•		JUN UY 120							
	•									
	•									
	0000101 =	Divide input clo	ock by 6 (defa	ult)						
	•		- •							
	•									
	•									
		Divide input clo								
		Divide input clo		ivido)						
	0000000 =	Divide input clo		ivide)						

R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R-0	R-0				
LOEN		LMVOEN	—	—	LITYPE	LFULL	LEMPTY				
bit 15							bit 8				
R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R-0	R-0				
ROEN		RMVOEN			RITYPE	RFULL	REMPTY				
bit 7							bit (
Logondi											
Legend: R = Readabl	le bit	W = Writable t	bit	U = Unimple	emented bit, read	d as '0'					
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cl		x = Bit is unk	nown				
L:4 4 5											
bit 15	1 = Positive	Channel DAC ou e and negative DA utputs are disable	AC outputs a	re enabled							
bit 14	Unimpleme	ented: Read as 'o	,								
bit 13	LMVOEN: L	LMVOEN: Left Channel Midpoint DAC output voltage enable									
		nt DAC output is e nt output is disable									
bit 12-11	Unimpleme	ented: Read as 'o	,								
bit 10	LITYPE: Le	LITYPE: Left Channel Type of Interrupt									
		 1 = Interrupt if FIFO is EMPTY 0 = Interrupt if FIFO is NOT FULL 									
bit 9	LFULL: Status, Left Channel Data input FIFO is FULL										
	1 = FIFO is 0 = FIFO is										
bit 8	LEMPTY: S	LEMPTY: Status, Left Channel Data input FIFO is EMPTY									
	1 = FIFO is 0 = FIFO is										
bit 7	ROEN: Right	ROEN: Right Channel DAC output enable									
		e and negative DA utputs are disable	•	re enabled							
bit 6	Unimpleme	ented: Read as 'o	3								
bit 5	RMVOEN:	RMVOEN: Right Channel Midpoint DAC output voltage enable									
		nt DAC output is e nt output is disable									
bit 4-3	Unimpleme	ented: Read as 'o	,								
bit 2	RITYPE: Ri	RITYPE: Right Channel Type of Interrupt									
		ot if FIFO is EMPT ot if FIFO is NOT									
bit 1	RFULL: Sta	RFULL: Status, Right Channel Data input FIFO is FULL									
	1 = FIFO i										
		s not Full									
bit 0	REMPTY: S 1 = FIFO is	Status, Right Char Empty	nel Data inp	ut FIFO is EM	ΡTΥ						
	0 = FIFO is	not Empty									

查询REGISTER 2323C3 04 位在 TDE T: DAC DEFAULT DATA REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DAC1D	FLT<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DAC1)FLT<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writab		W = Writable b	it	U = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-0 DACDFLT: DAC Default Value

REGISTER 23-4: DAC1LDAT: DAC LEFT DATA REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DAC1L	DAT<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
1000-0	10,00-0	10,00-0	-	.DAT<7:0>	1000-0	10.00-0	10.00-0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bi	t	U = Unimpler	nented bit, rea	id as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 DACLDAT: Left Channel Data Port

REGISTER 23-5: DAC1RDAT: DAC RIGHT DATA REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DAC1R	DAT<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DAC1F	RDAT<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bi	it	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkı	nown

bit 15-0 **DACRDAT:** Right Channel Data Port

查句TESPIC33FJ32MC304供应商


查询24.01C3COMPARATOR MODULE

- Note 1: This data sheet summarizes the features dsPIC33FJ32MC302/304, of the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data "Section sheet, refer to 34. Comparator" (DS70212) of the "dsPIC33F/PIC24H Family Reference Manual", , which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Comparator module provides a set of dual input comparators. The inputs to the comparator can be configured to use any one of the four pin inputs (C1IN+, C1IN-, C2IN+ and C2IN-) as well as the Comparator Voltage Reference Input (CVREF).

Note: This peripheral contains output functions that may need to be configured by the peripheral pin select feature. For more information, see Section 11.6 "Peripheral Pin Select".





© 2009 Microchip Technology Inc.

查询dsPIC33FJ32MC304供应商 REGISTER 24-1: CMCON: COMPARATOR CONTROL REGISTER

U-0	R/W-0								
	-	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	C2EVT	C1EVT	C2EN	C1EN	C2OUTEN ⁽¹⁾	C1OUTEN ⁽²⁾			
						bit 8			
						R/W-0			
C10UT	C2INV	C1INV	C2NEG	C2POS	C1NEG	C1POS			
						bit (
bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'				
OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own			
CMIDL: Stop	in Idle Mode								
				nerate interrup	ts. Module is stil	l enabled			
		•	Idle mode						
-									
C2EVT: Comparator 2 Event									
1 = Comparator output changed states									
0 = Comparator output did not change states									
C2EN: Compa	2EN: Comparator 2 Enable								
1 = Comparator is enabled									
C1EN: Comparator 1 Enable									
·									
 comparator output is not driven on the output pad comparator output is not driven on the output pad 									
C1OUTEN: C	C10UTEN: Comparator 1 Output Enable ⁽²⁾								
1 = Comparator output is driven on the output pad									
0 = Comparator output is not driven on the output pad									
$\frac{\text{When C2INV} = 0}{1 - C2 \text{ Visu}}$									
0 = C2 VIN+ >	> C2 VIN-								
1 = C2 VIN+ <	< C2 VIN-								
	1 = When dev 0 = Continue Unimplement C2EVT: Comp 1 = Compara 0 = Compara C1EVT: Comp 1 = Compara 0 = Compara C2EN: Compara 0 = Compara 0 = Compara 1 = Compara 0 = Compara C2OUTEN: C 1 = Compara 0 = Compara C1OUTEN: C 1 = Compara 0 = C2VIN+ 3 0 = C2V	R-0 R/W-0 C1OUT C2INV bit W = Writable I POR '1' = Bit is set CMIDL: Stop in Idle Mode 1 = When device enters Idle 0 = Continue normal module Unimplemented: Read as '0 C2EVT: Comparator 2 Event 1 = Comparator output char 0 = Continue normal module Unimplemented: Read as '0 C2EVT: Comparator 2 Event 1 = Comparator output char 0 = Comparator output did r C1EVT: Comparator 1 Event 1 = Comparator output did r C2EN: Comparator 2 Enable 1 = Comparator is enabled 0 = Comparator is disabled 1 = Comparator is disabled C1EN: Comparator 1 Enable 1 = Comparator is disabled C2OUTEN: Comparator 2 O 1 = Comparator output is dri 0 = Comparator output is dri 0 = Comparator output is dri 0 = Comparator output is dri 0 = Comparator output is dri 0 = Comparator output is dri 0 = Comparator output is dri 0 = Comparator output is dri 0 = Comparator output is dri 0 = Comparator output is dri 0 = Comparator output is dri 0 = Comparator output is dri 0 = Comparator output is dri 0 = Comparator output is dri <td>R-0 R/W-0 R/W-0 C1OUT C2INV C1INV bit W = Writable bit COR '1' = Bit is set CMIDL: Stop in Idle Mode 1 1 = When device enters Idle mode, module 0 0 0 = Continue normal module operation in Unimplemented: Read as '0' C2EVT: Comparator 2 Event 1 2 1 = Comparator output changed states 0 2 0 = Comparator output did not change st C1EVT: Comparator 1 Event 1 = Comparator output did not change st C2EN: Comparator 2 Enable 1 = Comparator output did not change st C2EN: Comparator 2 Enable 1 = Comparator is enabled 0 Comparator is enabled 0 = Comparator is disabled C1EN: Comparator 1 Enable 1 = Comparator is disabled C2OUTEN: Comparator 2 Output Enable 1 = Comparator output is driven on the or 0 0 = Comparator output is driven on the or 0 0 = Comparator output is driven on the or 0 1 = Comparator output is driven on the or 0 1 = Comparator output is driven on the or 0 1 = Comparator output is not driven on the 0</td> <td>R-0R/W-0R/W-0R/W-0C10UTC2INVC1INVC2NEGbitW = Writable bitU = UnimplerPOR'1' = Bit is set'0' = Bit is cleCMIDL: Stop in Idle Mode1 = When device enters Idle mode, module does not ge0 = Continue normal module operation in Idle modeUnimplemented: Read as '0'C2EVT: Comparator 2 Event1 = Comparator output changed states0 = Comparator output did not change statesC2EN: Comparator 2 Enable1 = Comparator is enabled0 = Comparator is enabled0 = Comparator is disabledC2OUTEN: Comparator 2 Coutput Enable(1)1 = Comparator is disabledC2OUTEN: Comparator 2 Output Enable(1)1 = Comparator output is driven on the output pad0 = Comparator output is not driven on the output pad0 = Comparator output is not driven on the output pad0 = Comparator 2 Output bitWhen C2INV = 0:1 = C2 VIN+ > C2 VIN-0 = C2 VIN+ < C2 VIN-</td> 0 = C2 VIN+ < C2 VIN-	R-0 R/W-0 R/W-0 C1OUT C2INV C1INV bit W = Writable bit COR '1' = Bit is set CMIDL: Stop in Idle Mode 1 1 = When device enters Idle mode, module 0 0 0 = Continue normal module operation in Unimplemented: Read as '0' C2EVT: Comparator 2 Event 1 2 1 = Comparator output changed states 0 2 0 = Comparator output did not change st C1EVT: Comparator 1 Event 1 = Comparator output did not change st C2EN: Comparator 2 Enable 1 = Comparator output did not change st C2EN: Comparator 2 Enable 1 = Comparator is enabled 0 Comparator is enabled 0 = Comparator is disabled C1EN: Comparator 1 Enable 1 = Comparator is disabled C2OUTEN: Comparator 2 Output Enable 1 = Comparator output is driven on the or 0 0 = Comparator output is driven on the or 0 0 = Comparator output is driven on the or 0 1 = Comparator output is driven on the or 0 1 = Comparator output is driven on the or 0 1 = Comparator output is not driven on the 0	R-0R/W-0R/W-0R/W-0C10UTC2INVC1INVC2NEGbitW = Writable bitU = UnimplerPOR'1' = Bit is set'0' = Bit is cleCMIDL: Stop in Idle Mode1 = When device enters Idle mode, module does not ge0 = Continue normal module operation in Idle modeUnimplemented: Read as '0'C2EVT: Comparator 2 Event1 = Comparator output changed states0 = Comparator output did not change statesC2EN: Comparator 2 Enable1 = Comparator is enabled0 = Comparator is enabled0 = Comparator is disabledC2OUTEN: Comparator 2 Coutput Enable(1)1 = Comparator is disabledC2OUTEN: Comparator 2 Output Enable(1)1 = Comparator output is driven on the output pad0 = Comparator output is not driven on the output pad0 = Comparator output is not driven on the output pad0 = Comparator 2 Output bitWhen C2INV = 0:1 = C2 VIN+ > C2 VIN-0 = C2 VIN+ < C2 VIN-	R-0 R/W-0 R/W-0 R/W-0 C1OUT C2INV C1INV C2NEG C2POS bit W = Writable bit U = Unimplemented bit, read COR '1' = Bit is set '0' = Bit is cleared CMIDL: Stop in Idle Mode 1 When device enters Idle mode, module does not generate interrup 0 Continue normal module operation in Idle mode Unimplemented: Read as '0' C2EVT: Comparator 2 Event 1 Comparator output did not change states 0 Comparator output did not change states 0 Comparator 2 Event 1 Comparator 2 Enable 1 Comparator 2 Enable 1 Comparator 2 Enable 1 Comparator 2 Enable 1 Comparator 1 Output Enable ⁽¹⁾ 1 Comparator output is driven on the output pad 0 Comparator output is drive	R-0 R/W-0 R/W-0 R/W-0 R/W-0 C1OUT C2INV C1INV C2NEG C2POS C1NEG bit W = Writable bit U = Unimplemented bit, read as '0' 'OR '1' = Bit is set '0' = Bit is cleared x = Bit is unkn CMIDL: Stop in Idle Mode 1 When device enters Idle mode, module does not generate interrupts. Module is still 0 = Continue normal module operation in Idle mode Unimplemented: Read as '0' C2EVT: Comparator 2 Event 1 = Comparator output did not change states 0 = Comparator output did not change states 0 = Comparator output did not change states 0 = Comparator output did not change states 0 = Comparator output did not change states 0 = Comparator output did not change states C2EN: Comparator 2 Enable = Comparator is enabled 1 = Comparator is enabled 0 = Comparator is enabled C1EN: Comparator 1 Enable 1 = Comparator is disabled C2UTEN: Comparator 2 Output Enable ⁽¹⁾ 1 = Comparator output is not driven on the output pad 0 = Comparator output is driven on the output pad 0 = Comparator Output is not driven on the output pa			

- **Note 1:** If C2OUTEN = 1, the C2OUT peripheral output must be configured to an available RPx pin. See **Section 11.6 "Peripheral Pin Select"** for more information.
 - 2: If C1OUTEN = 1, the C1OUT peripheral output must be configured to an available RPx pin. See Section 11.6 "Peripheral Pin Select" for more information.

查询REGISTER 2421C3(CMCONSCOMPARATOR CONTROL REGISTER (CONTINUED)

bit 6	C1OUT: Comparator 1 Output bit
	When C1INV = 0:
	1 = C1 VIN + > C1 VIN -
	0 = C1 Vin + < C1 Vin
	$\frac{\text{When C1INV} = 1:}{0 = \text{C1 VIN} + \text{C1 VIN}}$
	1 = C1 V I N + < C1 V I N - 1 = C1
bit 5	C2INV: Comparator 2 Output Inversion bit
	1 = C2 output inverted
	0 = C2 output not inverted
bit 4	C1INV: Comparator 1 Output Inversion bit
	1 = C1 output inverted
	0 = C1 output not inverted
bit 3	C2NEG: Comparator 2 Negative Input Configure bit
	1 = Input is connected to VIN+
	0 = Input is connected to VIN-
h # 0	See Figure 24-1 for the comparator modes.
bit 2	C2POS: Comparator 2 Positive Input Configure bit
	 1 = Input is connected to VIN+ 0 = Input is connected to CVREF
	See Figure 24-1 for the comparator modes.
bit 1	C1NEG: Comparator 1 Negative Input Configure bit
	1 = Input is connected to VIN+
	0 = Input is connected to VIN-
	See Figure 24-1 for the comparator modes.
bit 0	C1POS: Comparator 1 Positive Input Configure bit
	1 = Input is connected to VIN+
	0 = Input is connected to CVREF
	See Figure 24-1 for the comparator modes.
Note 1:	If C2OUTEN = 1, the C2OUT peripheral output must be configured to an available RPx pin. See
	Section 11.6 "Peripheral Pin Select" for more information.

2: If C1OUTEN = 1, the C1OUT peripheral output must be configured to an available RPx pin. See Section 11.6 "Peripheral Pin Select" for more information.

243 ds Comparator Voltage Reference


24.1.1 CONFIGURING THE COMPARATOR VOLTAGE REFERENCE

The voltage reference module is controlled through the CVRCON register (Register 24-2). The comparator voltage reference provides two ranges of output voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR3:CVR0), with one range offering finer resolution.

The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.

FIGURE 24-2: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM



U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_		—		_	—	_	
bit 15				-			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-
CVREN	CVROE	CVRR	CVRSS		CVF	R<3:0>	
bit 7				ł			
bit 15-8	Unimplemen	nted: Read as '	0'				
DIL 10-0	-	nparator Voltag		Enable bit			
hit 7		inputator voltag					
bit 7		ircuit powered	on				
bit 7	1 = CVREF C	ircuit powered					
bit 7 bit 6	1 = CVREF C 0 = CVREF C	•	down	e bit			
	1 = CVREF c 0 = CVREF c CVROE: Cor 1 = CVREF v	ircuit powered	down Output Enable output on CVF	REF pin	1		

CVRSS: Comparator VREF Source Selection bit

 $\overline{\text{CVREF}} = (\text{CVR} < 3:0 > / 24) \bullet (\text{CVRSRC})$

When CVRR = 1:

When CVRR = 0:

1 = Comparator reference source CVRSRC = VREF+ – VREF-0 = Comparator reference source CVRSRC = AVDD – AVSS

 $\overline{\text{CVREF}} = 1/4 \bullet (\overline{\text{CVRSRC}}) + (\overline{\text{CVR}} < 3:0 > /32) \bullet (\overline{\text{CVRSRC}})$

CVR<3:0>: Comparator VREF Value Selection $0 \le CVR<3:0> \le 15$ bits

© 2009 Microchip Technology Inc.

bit 4

bit 3-0

查句TESPIC33FJ32MC304供应商

查询25.0IC:REAL TIME (CLOCK AND CALENDAR (RTCC)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 37. Real-Time Clock and Calendar (RTCC)" (DS70301) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This chapter discusses the Real-Time Clock and Calendar (RTCC) module, available on dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices, and its operation.

The following are some of the key features of this module:

- Time: hours, minutes, and seconds
- 24-hour format (military time)
- · Calendar: weekday, date, month and year
- Alarm configurable
- Year range: 2000 to 2099
- · Leap year correction
- BCD format for compact firmware
- Optimized for low-power operation
- · User calibration with auto-adjust
- Calibration range: ±2.64 seconds error per month
- Requirements: External 32.768 kHz clock crystal
- Alarm pulse or seconds clock output on RTCC pin

The RTCC module is intended for applications where accurate time must be maintained for extended periods of time with minimum to no intervention from the CPU. The RTCC module is optimized for low-power usage to provide extended battery lifetime while keeping track of time.

The RTCC module is a 100-year clock and calendar with automatic leap year detection. The range of the clock is from 00:00:00 (midnight) on January 1, 2000 to 23:59:59 on December 31, 2099.

The hours are available in 24-hour (military time) format. The clock provides a granularity of one second with half-second visibility to the user.




FIGURE 25-1: RTCC BLOCK DIAGRAM

25 Ads IRTCOF Module Registers

The RTCC module registers are organized into three categories:

- RTCC Control Registers
- RTCC Value Registers
- Alarm Value Registers

25.1.1 REGISTER MAPPING

To limit the register interface, the RTCC Timer and Alarm Time registers are accessed through corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTR bits (RCFGCAL<9:8>) to select the desired timer register pair (see Table 25-1).

By writing the RTCVALH byte, the RTCC Pointer value, RTCPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the MINUTES and SECONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 25-1: RTCVAL REGISTER MAPPING

RTCPTR	RTCC Value Register Window				
<1:0>	RTCVAL<15:8>	RTCVAL<7:0>			
0 0	MINUTES	SECONDS			
01	WEEKDAY	HOURS			
10	MONTH	DAY			
11	—	YEAR			

The Alarm Value register window (ALRMVALH and ALRMVALL) uses the ALRMPTR bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 25-2).

By writing the ALRMVALH byte, the Alarm Pointer value, ALRMPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the ALRMMIN and ALRMSEC value will be accessible through ALRMVALH and ALRMVALL until the pointer value is manually changed.

TABLE 25-2: ALRMVAL REGISTER MAPPING

ALRMPTR	Alarm Value Register Window				
<1:0>	ALRMVAL<15:8>	ALRMVAL<7:0>			
0 0	ALRMMIN	ALRMSEC			
01	ALRMWD	ALRMHR			
10	ALRMMNTH	ALRMDAY			
11	_	_			

Considering that the 16-bit core does not distinguish between 8-bit and 16-bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL bytes will decrement the ALRMPTR<1:0> value. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> being decremented.

Note:	This only applies to read operations and
	not write operations.

25.1.2 WRITE LOCK

In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RCFGCAL<13>) must be set (refer to Example 25-1).

Note: To avoid accidental writes to the timer, it is recommended that the RTCWREN bit (RCFGCAL<13>) is kept clear at any other time. For the RTCWREN bit to be set, there is only 1 instruction cycle time window allowed between the 55h/AA sequence and the setting of RTCWREN; therefore, it is recommended that code follow the procedure in Example 25-1.

EXAMPLE 25-1: SETTING THE RTCWREN BIT

MOV	#NVMKEY, W1	;move the address of NVMKEY into W1
MOV	#0x55, W2	
MOV	#0xAA, W3	
MOV	W2, [W1]	;start 55/AA sequence
MOV	W3, [W1]	
BSET	RCFGCAL, #13	;set the RTCWREN bit

R/W-0	U-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-			
RTCEN ⁽²⁾	—	RTCWREN	RTCSYNC	HALFSEC ⁽³⁾	RTCOE	RTCPT	R<1:0>			
bit 15			1							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-			
bit 7			CAL	_<7:0>						
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplem	ented bit. read	l as '0'				
-n = Value at	POR	'1' = Bit is set		ʻ0' = Bit is clea		x = Bit is unkr	nown			
		(2)								
bit 15		TCC Enable bit ⁽²⁾								
		module is enable module is disable								
bit 14	Unimplem	ented: Read as '	0'							
bit 13	RTCWREN	RTCWREN: RTCC Value Registers Write Enable bit								
		ALH and RTCVAL ALH and RTCVAL				n to by the use	r			
bit 12	1 = RTCVA resultir	RTCC Value Re ALH, RTCVALL aing in an invalid dates assumed to be very	nd ALCFGRF ata read. If the	T registers can c	hange while re	•				
		ALH, RTCVALL o		registers can be	read without	concern over a	rollover r			
bit 11	HALFSEC:	Half-Second Sta	itus bit ⁽³⁾							
		d half period of a alf period of a sec								
bit 10	RTCOE: R	TCC Output Enal	ole bit							
		output enabled								
bit 9-8		output disabled	a Register Wi	ndow Pointer bit						
Dit 9-0	RTCPTR<1:0>: RTCC Value Register Window Pointer bits Points to the corresponding RTCC Value registers when reading RTCVALH and RTCVALL register the RTCPTR<1:0> value decrements on every read or write of RTCVALH until it reaches '00'.									
	RTCVAL<									
	00 =MINUTES									
	01 =WEEKDAY 10 =MONTH									
	11 =Reserved									
	RTCVAL<7:0>: 00 =SECONDS									
	00 -0200 01 =HOUR									
	10 =DAY									
	11 =YEAR									

3: This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

建氏GISTER 25-11 32 RCFGCA位 密TCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾ (CONTINUED)

bit 7-0	CAL<7:0>: RTC Drift Calibration bits
	01111111 =Maximum positive adjustment; adds 508 RTC clock pulses every one minute
	•
	•
	•
	00000001 =Minimum positive adjustment; adds 4 RTC clock pulses every one minute 00000000 =No adjustment 11111111 =Minimum negative adjustment; subtracts 4 RTC clock pulses every one minute
	•
	•
	•
	10000000 =Maximum negative adjustment; subtracts 512 RTC clock pulses every one minute

- Note 1: The RCFGCAL register is only affected by a POR.
 - 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
 - **3:** This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

查询REGISTER 25-20C3 (PALE CF): PAD CONFIGURATION CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	_	—	_	—	_	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
		—		—	_	RTSECSEL ⁽¹⁾	PMPTTL	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is		x = Bit is unknov	s unknown		

bit 15-2 Unimplemented: Read as '0'

bit 1	RTSECSEL: RTCC Seconds Clock Output Select bit ⁽¹⁾
	 1 = RTCC seconds clock is selected for the RTCC pin 0 = RTCC alarm pulse is selected for the RTCC pin
bit 0	PMPTTL: PMP Module TTL Input Buffer Select bit
	1 = PMP module uses TTL input buffers

0 = PMP module uses Schmitt Trigger input buffers

Note 1: To enable the actual RTCC output, the RTCOE (RCFGCAL) bit needs to be set.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ALRMEN	CHIME		AMA	SK<3:0>		ALRMP [*]	TR<1:0>
oit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				T<7:0>			
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15		= 0) disabled		ally after an ala	arm event whe	never ARPT<7	:0> = 00h ar
bit 14	1 = Chime is	enabled; ARP		re allowed to ro top once they re	ll over from 00ł each 00h	n to FFh	
bit 13-10	AMASK<3:0	>: Alarm Mask	Configuration	bits			
	101x = Rese	/ 10 seconds / minute / 10 minutes / hour a day a week a month	ise	ured for Februa	rry 29th, once e	very 4 years)	
bit 9-8	ALRMPTR<1	: 0>: Alarm Val	ue Register V	Vindow Pointer	bits		
		R<1:0> value d 5:8>: IIN /D INTH emented :0>: EC R AY			ading ALRMVA		
bit 7-0		Alarm Repeat Alarm will repe					
				ent. The count	er is prevented	from rolling ove	er from 00h

杰海小和622F132MC304供应去。 _ _ _ _ _

查询REGISTER 2524C3(RHEV法的WHEN RTCPTR<1:0> = 11): YEAR VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—	—	—	_	—	—		
bit 15							bit 8		
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
	YRTEN<3:0>				YRONE<3:0>				
bit 7							bit C		
Legend:									
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set		'0' = Bit is cleared x = Bit is unknow			nown				

bit 15-8	Unimplemented: Read as '0'
bit 7-4	YRTEN<3:0>: Binary Coded Decimal Value of Year's Tens Digit; contains a value from 0 to 9
bit 3-0	YRONE<3:0>: Binary Coded Decimal Value of Year's Ones Digit; contains a value from 0 to 9

Note 1: A write to the YEAR register is only allowed when RTCWREN = 1.

REGISTER 25-5: RTCVAL (WHEN RTCPTR<1:0> = 10): MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R-x	R-x	R-x	R-x	R-x
—	—	—	MTHTEN0	MTHONE<3:0>			
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN<1:0>		DAYONE<3:0>			
bit 7							bit 0

Legend:				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13	Unimplemented: Read as '0'
bit 12	MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; contains a value of 0 or 1
bit 11-8	MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit; contains a value from 0 to 9
bit 7-6	Unimplemented: Read as '0'
bit 5-4	DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit; contains a value from 0 to 3
bit 3-0	DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit; contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

© 2009 Microchip Technology Inc.

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	
—	—	—	—	—		WDAY<2:0>		
bit 15							bit 8	
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
_	_	HRTEN	N<1:0>		HRON	HRONE<3:0>		
bit 7	bit 7			-			bit 0	
Legend:								
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown					

bit 15-11	Unimplemented: Read as '0'
bit 10-8	WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit; contains a value from 0 to 6
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit; contains a value from 0 to 2
bit 3-0	HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit; contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 25-7: RTCVAL (WHEN RTCPTR<1:0> = 00): MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	MINTEN<2:0>			MINONE<3:0>			
bit 15							bit 8

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	SECTEN<2:0>			SECONE<3:0>			
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15	Unimplemented: Read as '0'
bit 14-12	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit; contains a value from 0 to 5
bit 11-8	MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit; contains a value from 0 to 9
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit; contains a value from 0 to 5
bit 3-0	SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit; contains a value from 0 to 9

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

查词REGISTER 25-8C304 供用加海L (WHEN ALRMPTR<1:0> = 10): ALARM MONTH AND DAY VALUE REGISTER⁽¹⁾

— — MTHTEN0 MTHONE<3:0> bit 15 bit bit	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	—	_	—	MTHTEN0		MTHON	IE<3:0>	
U-0 U-0 R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x	bit 15							bit 8
U-0 U-0 R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x								
	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x

0-0	0-0						
—	—	DAYTEN<1:0>		DAYONE<3:0>			
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-13	Unimplemented: Read as '0'
bit 12	MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; contains a value of 0 or 1
bit 11-8	MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit; contains a value from 0 to 9
bit 7-6	Unimplemented: Read as '0'
bit 5-4	DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit; contains a value from 0 to 3
bit 3-0	DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit; contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 25-9: ALRMVAL (WHEN ALRMPTR<1:0> = 01): ALARM WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	—		—	—	WDAY2	WDAY1	WDAY0
bit 15							bit 8
11-0	11_0						

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN<1:0>		HRONE<3:0>			
bit 7							bit 0

Legend:				
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-11	Unimplemented: Read as '0'
bit 10-8	WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit; contains a value from 0 to 6
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit; contains a value from 0 to 2
bit 3-0	HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit; contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

© 2009 Microchip Technology Inc.

查爸哈尔尼名: VALUE REGISTER VALUE REGISTER

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	MINTEN<2:0>			MINONE<3:0>			
bit 15						bit 8	
U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—		SECTEN<2:0>		SECONE<3:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set '0' = Bit is cleared			ared	x = Bit is unkr	nown		

bit 15 Unimplemented: Read as '0'

bit 14-12 MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit; contains a value from 0 to 5

bit 11-8MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit; contains a value from 0 to 9bit 7Unimplemented: Read as '0'

bit 6-4 SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit; contains a value from 0 to 5

bit 3-0 SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit; contains a value from 0 to 9

查询26.01CBROGRAMMABEE CYCLIC **REDUNDANCY CHECK (CRC) GENERATOR**

- Note 1: This data sheet summarizes the features the dsPIC33FJ32MC302/304, of dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data "Section sheet. refer to 36. Programmable Cyclic Redundancy Check (CRC)" (DS70298) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The programmable CRC generator offers the following features:

- · User-programmable polynomial CRC equation
- Interrupt output
- Data FIFO

PLEN<3:0> 0 **CRC Shift Register** Hold Hold X1 Hold X3 X15 Hold X2 XOR OUT 0 OUT OUT OUT IN IN IN IN BIT 0 BIT 1 Dout BIT 2 **BIT 15** p_clk p_clk p_clk p_clk CRC Read Bus **CRC Write Bus**

CRC SHIFTER DETAILS FIGURE 26-1:

26.1 **Overview**

The module implements a software configurable CRC generator. The terms of the polynomial and its length can be programmed using the CRCXOR (X<15:1>) bits and the CRCCON (PLEN<3:0>) bits, respectively.

EQUATION 26-1: CRC EQUATION

$$x^{16} + x^{12} + x^5 + 1$$


To program this polynomial into the CRC generator, the CRC register bits should be set as shown in Table 26-1.

Bit Name	Bit Value
PLEN<3:0>	1111
X<15:1>	00010000010000

For the value of X<15:1>, the 12th bit and the 5th bit are set to '1', as required by the CRC equation. The 0th bit required by the CRC equation is always XORed. For a 16-bit polynomial, the 16th bit is also always assumed to be XORed; therefore, the X<15:1> bits do not have the 0th bit or the 16th bit.

The topology of a standard CRC generator is shown in Figure 26-2.

TIGURE 26-2: J32MCRC GENERATOR RECONFIGURED FOR x¹⁶ + x¹² + x⁵ + 1



26.2 User Interface

26.2.1 DATA INTERFACE

To start serial shifting, a '1' must be written to the CRCGO bit.

The module incorporates a FIFO that is 8 deep when PLEN (PLEN<3:0>) > 7, and 16 deep, otherwise. The data for which the CRC is to be calculated must first be written into the FIFO. The smallest data element that can be written into the FIFO is one byte. For example, if PLEN = 5, then the size of the data is PLEN + 1 = 6. The data must be written as follows:

```
data[5:0] = crc_input[5:0]
data[7:6] = `bxx
```

Once data is written into the CRCWDAT MSb (as defined by PLEN), the value of VWORD (VWORD<4:0>) increments by one. The serial shifter starts shifting data into the CRC engine when CRCGO = 1 and VWORD > 0. When the MSb is shifted out, VWORD decrements by one. The serial shifter continues shifting until the VWORD reaches 0. Therefore, for a given value of PLEN, it will take (PLEN + 1) * VWORD number of clock cycles to complete the CRC calculations.

When VWORD reaches 8 (or 16), the CRCFUL bit will be set. When VWORD reaches 0, the CRCMPT bit will be set.

To continually feed data into the CRC engine, the recommended mode of operation is to initially "prime" the FIFO with a sufficient number of words so no interrupt is generated before the next word can be written. Once that is done, start the CRC by setting the CRCGO bit to '1'. From that point onward, the VWORD bits should be polled. If they read less than 8 or 16, another word can be written into the FIFO. To empty words already written into a FIFO, the CRCGO bit must be set to '1' and the CRC shifter allowed to run until the CRCMPT bit is set.

Also, to get the correct CRC reading, it will be necessary to wait for the CRCMPT bit to go high before reading the CRCWDAT register.

If a word is written when the CRCFUL bit is set, the VWORD Pointer will roll over to 0. The hardware will then behave as if the FIFO is empty. However, the condition to generate an interrupt will not be met; therefore, no interrupt will be generated (See Section 26.2.2 "Interrupt Operation").

At least one instruction cycle must pass after a write to CRCWDAT before a read of the VWORD bits is done.

26.2.2 INTERRUPT OPERATION

When the VWORD4:VWORD0 bits make a transition from a value of '1' to '0', an interrupt will be generated.

26.3 Operation in Power Save Modes

26.3.1 SLEEP MODE

If Sleep mode is entered while the module is operating, the module will be suspended in its current state until clock execution resumes.

26.3.2 IDLE MODE

To continue full module operation in Idle mode, the CSIDL bit must be cleared prior to entry into the mode.

If CSIDL = 1, the module will behave the same way as it does in Sleep mode; pending interrupt events will be passed on, even though the module clocks are not available.

查询26.4IC Begisters 04 供应商

The CRC module provides the following registers:

- CRC Control Register
- CRC XOR Polynomial Register

REGISTER 26-1: CRCCON: CRC CONTROL REGISTER

U-0	U-0	R/W-0	R-0	R-0	R-0	R-0	R-0
—	—	CSIDL			VWORD<4:0>		
bit 15							bit 8

R-0	R-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CRCFUL	CRCMPT	—	CRCGO		PLEN	<3:0>	
bit 7			- -				bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	CSIDL: CRC Stop in Idle Mode bit
	 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode
bit 12-8	VWORD<4:0>: Pointer Value bits
	Indicates the number of valid words in the FIFO. Has a maximum value of 8 when PLEN<3:0> > 7, or 16 when PLEN<3:0> \leq 7.
bit 7	CRCFUL: FIFO Full bit
	1 = FIFO is full
	0 = FIFO is not full
bit 6	CRCMPT: FIFO Empty Bit
	1 = FIFO is empty
	0 = FIFO is not empty
bit 5	Unimplemented: Read as '0'
bit 4	CRCGO: Start CRC bit
	1 = Start CRC serial shifter
	0 = Turn off the CRC serial shifter after the FIFO is empty
bit 3-0	PLEN<3:0>: Polynomial Length bits
	Denotes the length of the polynomial to be generated minus 1.

霍逸はFIR 33FJ32MC 304 供应 密C XOR POLYNOMIAL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			Х<	15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
			X<7:1>				
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'					
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-1 X<15:1>: XOR of Polynomial Term Xⁿ Enable bits

bit 0 Unimplemented: Read as '0'

查询275.01C:BARANLEL/MASTER PORT (PMP)


- Note 1: This data sheet summarizes the features of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 35. Parallel Master Port (PMP)"(DS70299) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Parallel Master Port (PMP) module is a parallel 8-bit I/O module, specifically designed to communicate with a wide variety of parallel devices, such as communication peripherals, LCDs, external memory

FIGURE 27-1: PMP MODULE OVERVIEW devices and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP is highly configurable.

Key features of the PMP module include:

- · Fully multiplexed address/data mode
 - 16-bits of address
- · De multiplexed or partially multiplexed address/ data mode
 - Up to 11 address lines with single chip select
 - Up to 12 address lines without chip select
- One Chip Select Line
- · Programmable Strobe Options
 - Individual Read and Write Strobes or;
 - Read/Write Strobe with Enable Strobe
- Address Auto-Increment/Auto-Decrement
- Programmable Address/Data Multiplexing
- Programmable Polarity on Control Signals
- Legacy Parallel Slave Port Support
- · Enhanced Parallel Slave Support
 - Address Support
 - 4-Byte Deep Auto-Incrementing Buffer
- Programmable Wait States
- · Selectable Input Voltage Levels



	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
PMPEN	_	PSIDL	ADRMUX1	ADRMUX0	PTBEEN	PTWREN	PTRDEN			
pit 15							bit			
D111	D44/ 0	D 444 o(1)		D (A) (1)	D110	D 444 Q	D 444 0			
R/W-0	R/W-0	R/W-0 ⁽¹⁾	U-0	R/W-0 ⁽¹⁾	R/W-0	R/W-0	R/W-0			
CSF1	CSF0	ALP		CS1P	BEP	WRSP	RDSP			
							bit			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'				
n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkr	nown			
oit 15	DMDEN: Dor	allel Master Po	rt Enabla bit							
JIL 10	1 = PMP ena		IL EHADIE DIL							
		abled, no off-cl	nip access perf	formed						
bit 14	Unimplemer	nted: Read as	ʻ0'							
oit 13	PSIDL: Stop	in Idle Mode b	it							
		nue module op			lle mode					
oit 12-11	 0 = Continue module operation in Idle mode ADRMUX1:ADRMUX0: Address/Data Multiplexing Selection bits⁽¹⁾ 									
	11 =Reserved									
	10 =All 16 bits of address are multiplexed on PMD<7:0> pins									
	01 =Lower 8 bits of address are multiplexed on PMD<7:0> pins, upper 3 bits are multiplexed o PMA<10:8>									
		and data appe	ear on separate	e pins						
bit 10	00 =Address		-	-	de)					
pit 10	00 =Address PTBEEN: By 1 = PMBE po	and data appe te Enable Port ort enabled	-	-	de)					
	00 =Address PTBEEN: By 1 = PMBE po 0 = PMBE po	and data appe te Enable Port ort enabled	Enable bit (16	-bit Master mo	de)					
	00 =Address PTBEEN: By 1 = PMBE po 0 = PMBE po PTWREN: W 1 = PMWR/F	and data appe te Enable Port ort enabled ort disabled	Enable bit (16 obe Port Enab	-bit Master mo	de)					
bit 9	00 =Address PTBEEN: By 1 = PMBE po 0 = PMBE po PTWREN: W 1 = PMWR/F 0 = PMWR/F	and data appe te Enable Port ort enabled ort disabled /rite Enable Str PMENB port er	Enable bit (16 obe Port Enab abled sabled	-bit Master mod	de)					
bit 9	00 =Address PTBEEN: By 1 = PMBE po 0 = PMBE po PTWREN: W 1 = PMWR/F 0 = PMWR/F PTRDEN: Re 1 = PMRD/F	and data apperter Enable Port ort enabled ort disabled /rite Enable Str PMENB port en PMENB port dis	Enable bit (16 obe Port Enable abled sabled e Port Enable bled	-bit Master mod	de)					
bit 9 bit 8	00 =Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/F 0 = PMWR/F PTRDEN: Re 1 = PMRD/F 0 = PMRD/F	and data appertunction of the Enable Portunation of the Enable of the Enable Structure Enable Structure Enable Structure PMENB port enable Structure Structu	Enable bit (16 obe Port Enable abled sabled e Port Enable bled abled	-bit Master mod	de)					
bit 9 bit 8	00 =Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/F 0 = PMWR/F PTRDEN: Re 1 = PMRD/F 0 = PMRD/F 0 = PMRD/F 1 = Reserve	and data apper the Enable Port ort enabled ort disabled /rite Enable Stro PMENB port en PMENB port disa ead/Write Strob PMWR port disa PMWR port disa Chip Select For ed	Enable bit (16 obe Port Enable abled sabled bled abled unction bits	-bit Master mod	de)					
bit 9 bit 8	00 =Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/F 0 = PMWR/F PTRDEN: Re 1 = PMRD/F 0 = PMRD/F 0 = PMRD/F 1 = Reserve 10 = PMCS1	and data apper the Enable Port ort enabled ort disabled /rite Enable Str PMENB port en PMENB port disa ead/Write Strob PMWR port disa PMWR port disa Chip Select Fried functions as c	Enable bit (16 obe Port Enable abled e Port Enable abled abled unction bits	-bit Master mod	de)					
bit 9 bit 8 bit 7-6	00 =Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/F 0 = PMWR/F PTRDEN: Re 1 = PMRD/F 0 = PMRD/F CSF1:CSF0: 11 = Reserve 10 = PMCS1 0x = PMCS1	and data apper the Enable Port ort enabled ort disabled Arite Enable Str PMENB port en PMENB port disa ead/Write Strob MWR port disa PMWR port disa Chip Select Fr ed functions as a	Enable bit (16 obe Port Enable abled e Port Enable bled abled unction bits hip select ddress bit 14	-bit Master mod	de)					
bit 9 bit 8 bit 7-6	00 =Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/F 0 = PMWR/F PTRDEN: Re 1 = PMRD/F 0 = PMRD/F CSF1:CSF0: 11 = Reserve 10 = PMCS1 0x = PMCS1 ALP: Address 1 = Active-hi	and data apper the Enable Port ort enabled ort disabled /rite Enable Str PMENB port ena PMENB port disa ead/Write Strob PMWR port disa PMWR port disa Chip Select For ed functions as a s Latch Polarit igh (PMALL an	Enable bit (16 obe Port Enable abled bled abled unction bits hip select ddress bit 14 y bit ⁽²⁾ d PMALH)	-bit Master mod	de)					
bit 9 bit 8 bit 7-6 bit 5	00 =Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/F 0 = PMWR/F PTRDEN: Re 1 = PMRD/F 0 = PMRD/F 0 = PMRD/F 1 = Reserve 10 = PMCS1 0x = PMCS1 0x = PMCS1 0x = Active-hi 0 = Active-lo	and data apper the Enable Port ort enabled ort disabled /rite Enable Strep PMENB port ena PMENB port disa ead/Write Strob PMWR port disa PMWR port disa Chip Select Freed functions as a st Latch Polariti igh (PMALL and	Enable bit (16 obe Port Enable sabled e Port Enable abled abled unction bits hip select ddress bit 14 y bit ⁽²⁾ d <u>PMALH</u>)	-bit Master mod	de)					
bit 10 bit 9 bit 8 bit 7-6 bit 5 bit 4 bit 3	00 =Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/F 0 = PMWR/F PTRDEN: Re 1 = PMRD/F 0 = PMRD/F CSF1:CSF0: 11 = Reserve 10 = PMCS1 0x = PMCS1 ALP: Address 1 = Active-hi 0 = Active-loc	and data apper the Enable Port ort enabled ort disabled /rite Enable Str PMENB port ena PMENB port disa ead/Write Strob PMWR port disa PMWR port disa Chip Select For ed functions as a s Latch Polarit igh (PMALL an	Enable bit (16 obe Port Enable abled e Port Enable bled abled unction bits hip select ddress bit 14 y bit ⁽²⁾ d <u>PMALH</u>) i PMALH)	-bit Master mod	de)					

TER 327-132MPMCON PARALLEL PORT CONTROL REGISTER

Note 1: 28-pin devices do not have PMA<10:2>.

2: These bits have no effect when their corresponding pins are used as address lines.

查询REGISTER 27211C3 (PMCONEPARALLEL PORT CONTROL REGISTER (CONTINUED)

bit 2	BEP: Byte Enable Polarity bit 1 = Byte enable active-high (PMBE) 0 = Byte enable active-low (PMBE)
bit 1	WRSP: Write Strobe Polarity bit For Slave modes and Master mode 2 (PMMODE<9:8> = 00,01,10): 1 = Write strobe active-high (PMWR)
	 0 = Write strobe active-low (PMWR) For Master mode 1 (PMMODE<9:8> = 11): 1 = Enable strobe active-high (PMENB) 0 = Enable strobe active-low (PMENB)
bit 0	RDSP: Read Strobe Polarity bit For Slave modes and Master mode 2 (PMMODE<9:8> = 00,01,10): 1 = Read strobe active-high (PMRD) 0 = Read strobe active-low (PMRD) For Master mode 1 (PMMODE<9:8> = 11): 1 = Read/write strobe active-high (PMRD/PMWR) 0 = Read/write strobe active-low (PMRD/PMWR)

Note 1: 28-pin devices do not have PMA<10:2>.

2: These bits have no effect when their corresponding pins are used as address lines.

R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
BUSY	IRQM	<1:0>	INC	/I<1:0>	MODE16	MODE	=<1:0>	
oit 15	·						bit	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
WAIT	B<1:0> ⁽¹⁾		WAI	- M<3:0>		WAITE	<1:0> ⁽¹⁾	
bit 7							bit	
Legend:								
R = Readabl	e bit	W = Writable I	oit	U = Unimple	mented bit, read	as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown	
bit 15	BUSY: Busy b	oit (Master mod	le only)					
	-	sy (not useful w	• •	essor stall is a	ctive)			
	0 = Port is not	t busy	-					
bit 14-13	IRQM<1:0>:	nterrupt Reque	est Mode bits					
	or on a r 10 = No interr 01 = Interrupt		eration when processor st	PMA<1:0> = : all activated	Write Buffer 3 is v 11 (Addressable le			
bit 12-11	INCM<1:0>: Increment Mode bits							
	10 = Decreme 01 = Increme	ent ADDR<10:0 nt ADDR<10:0 ment or decren)> by 1 every > by 1 every	read/write cycle read/write cycle		()		
bit 10	MODE16: 8/1	MODE16: 8/16-bit Mode bit						
					o the data registe the data register			
bit 9-8	11 =Master m 10 =Master m 01 =Enhance	node 2 (PMCS1 d PSP, control s	, PMRD/ <mark>PM</mark> , PMRD <u>, PM</u> signals (PMF	WR, PMENB, F WR, PMBE, P D, PMWR, PM	PMBE, PMA <x:0 <u>MA<x< u="">:0> and PM ICS1, PMD<7:02 PMWR, PMCS1</x<></u></x:0 	ID<7:0>) and PMA<1:	0>)	
bit 7-6	WAITB<1:0>:	Data Setup to	Read/Write	Nait State Con	figuration bits ⁽¹⁾			
	10 = Data wa 01 = Data wa	it of 4 Tcy; mult it of 3 Tcy; mult it of 2 Tcy; mult it of 1 Tcy; mult	tiplexed addr tiplexed addr	ess phase of 3 ess phase of 2	Тсү Тсү			
bit 5-2		Read to Byte of additional 15		e Wait State C	onfiguration bits			
		of additional 1 T Iditional wait cy		on forced into a	one Tcy)			
bit 1-0		Data Hold Afte			·			

TERMINE PORT MODE REGISTER

Note 1: WAITB and WAITE bits are ignored whenever WAITM3:WAITM0 = 0000.

查询REGISTER 27-3C3 (PMADDE: PARALLEL PORT ADDRESS REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADDR15	CS1			ADDF	?<13:8>		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ADD	R<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable	W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

DIL 15	ADDR15: Parallel Port Destination Address bits
bit 14	CS1: Chip Select 1 bit
	1 = Chip select 1 is active
	0 = Chip select 1 is inactive
bit 13-0	ADDR13:ADDR0: Parallel Port Destination Address bits

REGISTER 27-4: PMAEN: PARALLEL PORT ENABLE REGISTER

U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	PTEN14	—	_	—	F	PTEN<10:8> ⁽¹⁾	
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	PTEN<7:2> ⁽¹⁾						<1:0>
bit 7				•	bit 0		

Legend:						
R = Readab	ole bit	W = Writable bit	U = Unimplemented bit,	read as '0'		
-n = Value at POR		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
bit 15	Unimplemented: Read as '0'					
bit 14	PTEN14:	PTEN14: PMCS1 Strobe Enable bit				
	 1 = PMA14 functions as either PMA<14> bit or PMCS1 0 = PMA14 pin functions as port I/O 					
bit 13-11	Unimplemented: Read as '0'					
bit 10-2	PTEN<10	PTEN<10:2>: PMP Address Port Enable bits ⁽¹⁾				

- 1 = PMA<10:2> function as PMP address lines
 - 0 = PMA<10:2> function as port I/O
- bit 1-0 **PTEN<1:0>:** PMALH/PMALL Strobe Enable bits
 - 1 = PMA1 and PMA0 function as either PMA<1:0> or PMALH and PMALL
 - 0 = PMA1 and PMA0 pads functions as port I/O

Note 1: Devices with 28 pins do not have PMA<10:2>.

© 2009 Microchip Technology Inc.

REGIOIER	24-3:92 PANS H		L PURI SI	IATUS REGI	31ER				
R-0	R/W-0, HS	U-0	U-0	R-0	R-0	R-0	R-0		
IBF	IBOV	_	_	IB3F	IB2F	IB1F	IB0F		
bit 15							bit 8		
R-1	R/W-0, HS	U-0	U-0	R-1	R-1	R-1	R-1		
OBE	OBUF	—	_	OB3E	OB2E	OB1E	OB0E		
bit 7							bit C		
Legend:		HS = Hardwa	re Set bit						
R = Readabl	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown				nown					
bit 15	 IBF: Input Buffer Full Status bit 1 = All writable input buffer registers are full 0 = Some or all of the writable input buffer registers are empty 								
bit 14	IBOV: Input Buffer Overflow Status bit 1 = A write attempt to a full input byte register occurred (must be cleared in software) 0 = No overflow occurred								
bit 13-12	Unimplemen	ted: Read as '	o'						
bit 11-8	IB3F:IB0F Inj	put Buffer x Sta	tus Full bits						
	 1 = Input buffer contains data that has not been read (reading buffer will clear this bit) 0 = Input buffer does not contain any unread data 								
bit 7	OBE: Output	Buffer Empty S	Status bit						
		 1 = All readable output buffer registers are empty 0 = Some or all of the readable output buffer registers are full 							

1 = A read occurred from an empty output byte register (must be cleared in software)

1 = Output buffer is empty (writing data to the buffer will clear this bit)
 0 = Output buffer contains data that has not been transmitted

TECISTER 27-5.32 MMSTAT PARALLEL PORT STATUS REGISTER

OBUF: Output Buffer Underflow Status bits

OB3E:OB0E Output Buffer x Status Empty bit

0 = No underflow occurred

Unimplemented: Read as '0'

bit 6

bit 5-4

bit 3-0

查询REGISTER 2726C3 (PADCE): PAD CONFIGURATION CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—	—	—	—	—	_
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
	_	—	_	—	_	RTSECSEL ⁽¹⁾	PMPTTL
bit 7		· · ·				· · ·	bit 0
Legend:							
R = Readable bit W = Writable bit			oit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set '0'			'0' = Bit is cleared x = Bit is unknown				

(4)

bit 15-2	Unimplemented: Read as '0'

bit 1	RTSECSEL: RTCC Seconds Clock Output Select bit ⁽¹⁾
	1 = RTCC seconds clock is selected for the RTCC pin
	0 = RTCC alarm pulse is selected for the RTCC pin
bit 0	PMPTTL: PMP Module TTL Input Buffer Select bit
	1 = PMP module uses TTL input buffers

0 = PMP module uses Schmitt Trigger input buffers

Note 1: To enable the actual RTCC output, the RTCOE (RCFGCAL) bit needs to be set.

查句ESPIC33FJ32MC304供应商

查询28.0ICSPECIABOFFATERES

- Note 1: This data sheet summarizes the features dsPIC33FJ32MC302/304, of the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 devices include the following features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components:

- · Flexible configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard[™] Security
- · JTAG Boundary Scan Interface
- In-Circuit Serial Programming[™] (ICSP[™])
- In-Circuit emulation

Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 0xF80000 FBS BWRP RBS<1:0> BSS<2:0> FSS⁽¹⁾ 0xF80002 RSS<1:0> SSS<2:0> SWRP 0xF80004 FGS GSS<1:0> GWRP 0xF80006 FOSCSEL IESO FNOSC<2:0> ____ ____ 0xF80008 FOSC FCKSM<1:0> **IOL1WAY** OSCIOFNC POSCMD<1:0> 0xF8000A FWDT FWDTEN WINDIS WDTPRE WDTPOST<3:0> 0xF8000C FPOR **PWMPIN** HPOL LPOL ALTI2C FPWRT<2:0> ____ Reserved⁽²⁾ 0xF8000E FICD **JTAGEN** ICS<1:0> 0xF80010 FUID0 User Unit ID Byte 0 0xF80012 FUID1 User Unit ID Byte 1 0xF80014 FUID2 User Unit ID Byte 2 0xF80016 FUID3 User Unit ID Byte 3

TABLE 28-1: DEVICE CONFIGURATION REGISTER MAP

Legend: — = unimplemented bit, read as '0'.

Note 1: This Configuration register is not available and reads as 0xFF on dsPIC33FJ32MC302/304 devices.

2: These bits are reserved for use by development tools and must be programmed as '1'.

28.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 0xF80000.

The individual Configuration bit descriptions for the Configuration registers are shown in Table 28-2.

Note that address 0xF80000 is beyond the user program memory space. It belongs to the configuration memory space (0x800000-0xFFFFFF), which can only be accessed using table reads and table writes.

To prevent inadvertent configuration changes during code execution, all programmable Configuration bits are write-once. After a bit is initially programmed during a power cycle, it cannot be written to again. Changing a device configuration requires that power to the device be cycled.

The Device Configuration register map is shown in Table 28-1.

Bit Field	Register	Description
BWRP	FBS	Boot Segment Program Flash Write Protection 1 = Boot segment can be written 0 = Boot segment is write-protected
BSS<2:0>	FBS	Boot Segment Program Flash Code Protection Size X11 = No Boot program Flash segment
		Boot space is 1K Instruction Words (except interrupt vectors) 110 = Standard security; boot program Flash segment ends at 0x0007FE 010 = High security; boot program Flash segment ends at 0x0007FE
		Boot space is 4K Instruction Words (except interrupt vectors) 101 = Standard security; boot program Flash segment, ends at 0x001FFE
		001 = High security; boot program Flash segment ends at 0x001FFE
		Boot space is 8K Instruction Words (except interrupt vectors) 100 = Standard security; boot program Flash segment ends at 0x003FFE
		000 = High security; boot program Flash segment ends at 0x003FFE
RBS<1:0> ⁽¹⁾	FBS	Boot Segment RAM Code Protection Size 11 = No Boot RAM defined 10 = Boot RAM is 128 bytes 01 = Boot RAM is 256 bytes 00 = Boot RAM is 1024 bytes
SWRP ⁽¹⁾	FSS ⁽¹⁾	Secure Segment Program Flash Write-Protect bit 1 = Secure Segment can bet written 0 = Secure Segment is write-protected
SSS<2:0>	FSS	Secure Segment Program Flash Code Protection Size (Secure segment is not implemented on 32K devices) x11 = No Secure program flash segment
		Secure space is 4K IW less BS 110 = Standard security; secure program flash segment starts at End of BS, ends at 0x001FFE
		010 = High security; secure program flash segment starts at End of B ends at 0x001FFE
		Secure space is 8K IW less BS 101 = Standard security; secure program flash segment starts at En- of BS, ends at 0x003FFE
		001 = High security; secure program flash segment starts at End of B ends at 0x003FFE
		Secure space is 16K IW less BS 100 = Standard security; secure program flash segment starts at En- of BS, ends at 007FFEh
		000 = High security; secure program flash segment starts at End of B ends at 0x007FFE
RSS<1:0> ⁽¹⁾	FSS ⁽¹⁾	Secure Segment RAM Code Protection 11 = No Secure RAM defined
		10 = Secure RAM is 256 Bytes less BS RAM 01 = Secure RAM is 2048 Bytes less BS RAM

TABLE 28-2:3F LISPIC 33E 供 ON 育GURATION BITS DESCRIPTION

Note 1: This Configuration register is not available on dsPIC33FJ32MC302/304 devices.

查询TABLE 28F2:32MSPIC 我应该NFIGURATION BITS DESCRIPTION (CONTINUED)

Bit Field	Register	Description
GSS<1:0>	FGS	General Segment Code-Protect bit 11 = User program memory is not code-protected 10 = Standard security 0x = High security
GWRP	FGS	General Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected
IESO	FOSCSEL	 Two-speed Oscillator Start-up Enable bit 1 = Start-up device with FRC, then automatically switch to the user-selected oscillator source when ready 0 = Start-up device with user-selected oscillator source
FNOSC<2:0>	FOSCSEL	Initial Oscillator Source Selection bits 111 = Internal Fast RC (FRC) oscillator with postscaler 110 = Internal Fast RC (FRC) oscillator with divide-by-16 101 = LPRC oscillator 100 = Secondary (LP) oscillator 011 = Primary (XT, HS, EC) oscillator with PLL 010 = Primary (XT, HS, EC) oscillator 001 = Internal Fast RC (FRC) oscillator with PLL 000 = FRC oscillator
FCKSM<1:0>	FOSC	Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
IOL1WAY	FOSC	Peripheral pin select configuration 1 = Allow only one reconfiguration 0 = Allow multiple reconfigurations
OSCIOFNC	FOSC	OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is clock output 0 = OSC2 is general purpose digital I/O pin
POSCMD<1:0>	FOSC	Primary Oscillator Mode Select bits 11 = Primary oscillator disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode
FWDTEN	FWDT	 Watchdog Timer Enable bit 1 = Watchdog Timer always enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register has no effect.) 0 = Watchdog Timer enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register)
WINDIS	FWDT	Watchdog Timer Window Enable bit 1 = Watchdog Timer in Non-Window mode 0 = Watchdog Timer in Window mode
WDTPRE	FWDT	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32

Note 1: This Configuration register is not available on dsPIC33FJ32MC302/304 devices.

Bit Field	Register	Description
WDTPOST<3:0>	FWDT	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 • • • • • • • • • • • • •
PWMPIN	FPOR	 Motor Control PWM Module Pin Mode bit 1 = PWM module pins controlled by PORT register at device Reset (tri-stated) 0 = PWM module pins controlled by PWM module at device Reset (configured as output pins)
HPOL	FPOR	Motor Control PWM High Side Polarity bit 1 = PWM module high side output pins have active-high output polarity 0 = PWM module high side output pins have active-low output polarity
LPOL	FPOR	Motor Control PWM Low Side Polarity bit 1 = PWM module low side output pins have active-high output polarity 0 = PWM module low side output pins have active-low output polarity
FPWRT<2:0>	FPOR	Power-on Reset Timer Value Select bits 111 = PWRT = 128 ms 110 = PWRT = 64 ms 101 = PWRT = 32 ms 100 = PWRT = 16 ms 011 = PWRT = 8 ms 010 = PWRT = 4 ms 001 = PWRT = 2 ms 000 = PWRT = Disabled
ALTI2C	FPOR	Alternate I ² C [™] pins 1 = I ² C mapped to SDA1/SCL1 pins 0 = I ² C mapped to ASDA1/ASCL1 pins
JTAGEN	FICD	JTAG Enable bit 1 = JTAG enabled 0 = JTAG disabled
ICS<1:0>	FICD	ICD Communication Channel Select bits 11 = Communicate on PGEC1 and PGED1 10 = Communicate on PGEC2 and PGED2 01 = Communicate on PGEC3 and PGED3 00 = Reserved, do not use

TABLE 28:2:3F USRIC33E CONFIGURATION BITS DESCRIPTION (CONTINUED)



查询28-21C30n-Chip Yoltage Regulator


All of the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/ X04 devices power their core digital logic at a nominal 2.5V. This can create a conflict for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR (less than 5 Ohms) capacitor (such as tantalum or ceramic) must be connected to the VCAP/VDDCORE pin (Figure 28-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 31-13 located in **Section 31.0 "Electrical Characteristics"**.

Note:	It is important for the low-ESR capacitor to
	be placed as close as possible to the
	VCAP/VDDCORE pin.

On a POR, it takes approximately 20 μ s for the on-chip voltage regulator to generate an output voltage. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down.

FIGURE 28-1: CONNECTIONS FOR THE ON-CHIP VOLTAGE REGULATOR⁽¹⁾



28.3 BOR: Brown-Out Reset

The Brown-out Reset (BOR) module is based on an internal voltage reference circuit that monitors the regulated supply voltage VCAP/VDDCORE. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (for example, missing portions of the AC cycle waveform due to bad power transmission lines, or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR generates a Reset pulse, which resets the device. The BOR selects the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>).

If an oscillator mode is selected, the BOR activates the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, the clock is held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT time-out (TPWRT) is applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM = 100 is applied. The total delay in this case is TFSCM.

The BOR Status bit (RCON<1>) is set to indicate that a BOR has occurred. The BOR circuit, if enabled, continues to operate while in Sleep or Idle modes and resets the device should VDD fall below the BOR threshold voltage.

2834dstWatchdogMine(4W.D)

For dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

28.4.1 PRESCALER/POSTSCALER

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler than can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>), which allow the selection of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

All Device Resets Transition to New Clock Source Exit Sleep or Idle Mode PWRSAV Instruction CLRWDT Instruction Watchdog Timer Sleep/Idle WDTPRE WDTPOST<3:0> SWDTEN WDT Wake-up FWDTEN Prescaler Postscaler WDT LPRC Clock (divide by N2) (divide by N1) Reset WDT Window Select WINDIS CLRWDT Instruction

FIGURE 28-2: WDT BLOCK DIAGRAM

28.4.2 SLEEP AND IDLE MODES

If the WDT is enabled, it continues to run during Sleep or Idle modes. When the WDT time-out occurs, the device wakes the device and code execution continues from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3,2>) needs to be cleared in software after the device wakes up.

28.4.3 ENABLING WDT

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user application to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

Note:	If the WINDIS bit (FWDT<6>) is cleared, the
	CLRWDT instruction should be executed by
	the application software only during the last
	1/4 of the WDT period. This CLRWDT win-
	dow can be determined by using a timer. If
	a CLRWDT instruction is executed before
	this window, a WDT Reset occurs.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

查询28-5IC3-8TAG2Interfacte立商

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices implement a JTAG interface, which supports boundary scan device testing, as well as in-circuit programming. Detailed information on this interface is provided in future revisions of the document.

Note: Refer to Section 24. "Programming and Diagnostics" (DS70207) of the *dsPIC33F/PIC24H Family Reference Manual* for further information on usage, configuration and operation of the JTAG interface.

28.6 In-Circuit Serial Programming

The dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/ X04 and dsPIC33FJ128MCX02/X04 devices can be serially programmed while in the end application circuit. This is done with two lines for clock and data and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the *"dsPIC33F/PIC24H Flash Programming Specification"* (DS70152) for details about In-Circuit Serial Programming (ICSP).

Any of the three pairs of programming clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

28.7 In-Circuit Debugger

When MPLAB[®] ICD 2 is selected as a debugger, the incircuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any of the three pairs of debugging clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to MCLR, VDD, VSS, PGC, PGD and the PGECx/PGEDx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

28.8 Code Protection and CodeGuard Security

The dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices offer advanced implementation of CodeGuard Security that supports BS, SS and GS while, the dsPIC33FJ32MC302/304 devices offer the intermediate level of CodeGuard Security that supports only BS and GS. CodeGuard Security enables multiple parties to securely share resources (memory, interrupts and peripherals) on a single chip. This feature helps protect individual Intellectual Property in collaborative system designs.

When coupled with software encryption libraries, CodeGuard Security can be used to securely update Flash even when multiple IPs reside on the single chip. The code protection features vary depending on the actual dsPIC33F implemented. The following sections provide an overview of these features.

Secure segment and RAM protection is implemented on the dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 devices. The dsPIC33FJ32MC302/304 devices do not support secure segment and RAM protection.

Note: Refer to Section 23. "CodeGuard™ Security" (DS70199) of the *dsPlC33F/ PlC24H Family Reference Manual* for further information on usage, configuration and operation of CodeGuard Security.

查	Øđ	sPIC33FJ32MC304供应商]
	×00 8K	0000000 0001FEh 000200h 000266h 001FFEh 0003FFEh 0033FFEh 0033FFEh 00357FEh 0057FEh	
	BSS<2:0>=x00 8K	VS = 256 IW BS = 7936 IW GS = 3072 IW	
	BSS<2:0>=x01 4K	000000h 0001FEh 0007FEh 0007FEh 0007FEh 0007FEh 0007FEh 00157FEh 0057FEh 0157FEh	
	BSS<2:0:	VS = 256 IW BS = 3840 IW GS = 7168 IW	
KB DEVICES	BSS<2:0>=x10 1K	0000000 0001FEh 0007FEh 0007FEh 0007FEh 001FFEh 003FFEh 0037FEh 004000h 0057FEh 0157FEh	
SIZES FOR 32	BSS<2:0>	VS = 256 IW BS = 768 IW GS = 10240 IW	
ITY SEGMENT	x11 0K	000000h 0001FEh 0007FEh 0007FEh 000800h 001FFEh 00157FEh 0057FEh 0057FEh	
TABLE 28-3: CODE FLASH SECURITY SEGMENT SIZES FOR 32 KB DEVICES	BSS<2:0>=x11 0K	VS = 256 IW GS = 11008 IW	
-3: CODE	CONFIG BITS	SSS<2:0> = ×11 0K	
TABLE 28	CONF	; SSSSS S	

TABLE 28-4: COD	CODE FLASH SECURITY SEGMEN	ENT SIZES FOR 64 KB DEVICES			洵ds
CONFIG BITS	BSS<2:0>=x11 0K	BSS<2:0>=x10 1K	BSS<2:0>=x01 4K	BSS<2:0>=x00 8K	sPI
	VS = 256 IW 000000	VS = 256 IW 000000h	VS = 256 IW 000000h	VS = 256 IW 000000h	C33
	0002000 0007FEh	BS = 768 IW 0007FEh	BS = 3840 IW 0002000 0007FEh	BS = 7936 IW 000200h 0007FEh	FJ3
SSS<2:0> = x11	0011FFED 002000 0031FFED	001FFE	0016FEF	0016FED 0020FED 002005FED	2MC
0K	004000h 007FFEh 007FFEh 007FFEh 007FFEh	GS = 20992 IV 008000	0040000 007FFEh 007FFEh 008000 008000	GS = 13824 IW	304伊
					应商
	VS = 256 IW 000000h	VS = 256 IW 000000h	VS = 256 IW 000000h	VS = 256 IW 00000h	
	000200h 0007FEh SS = 3840 IW 0017FEh 000160Fh	BS = 768 IW 000200h SS = 3072 IW 0007FEh 00007FFEh	BS = 3840 IW 0002500 0007FEh 0003600 0015FEF	BS = 7936 IW 000200h 0007FEh 000800h 0017FEh	
SSS<2:U> = x10 4K	0020001 003FFFFF 00340001 00440001	0020001 003267FFFF 0037F07FF	002000h 003FPFFF 004FFFFF	0020001 003FFEh 003FFEh 004600	
	GS = 17920 IW 008000h 00ABFEh	GS = 17920 IW 008000h 00ABFEh	GS = 17920 IW 008000h 00ABFEh	GS = 13824 IW 008000h 00ABFEh	
	0157FEh	0157FEh	0157FEh	0157FEh	
	VS = 256 IW 000000	VS = 256 IW 000000h	VS = 256 IW 000000	VS = 256 IW 00000h	
	000200h 0007FEh 0007F0h	BS = 768 IW 000200h 0007FEh 0008F00h	BS = 3840 IW 000200h 0007FEh 000900h	BS = 7936 IW 000200h 0007FEh 000800h	
SSS<2:0> = x01	SS = 7936 IW 002000h 002000h 00355Eh	001FFEN SS = 7168 IW 002000h 003FFEN	SS = 4096 IW 001FFEh 002000h 003FFEh	001FFED 002000h 0035FEEh	
8K	GS = 13824 IW 00ABFEh 008000h 00ABFEh	GS = 13824 IW 004FFEh 0080000 000AFEh 000ABFEh	00445000 00767Eh GS = 13824 IW 008BFEh	GS = 13824 IW 0045FEh 008000h 008000h 00ABFEh	
	0157FEh	0157FEh	0157FEh	0157FEh	
	VS = 256 IW 000000h	VS = 256 IW 00000h	VS = 256 IW 00000h 0001FEh	VS = 256 IW 000000h 00017Eh	
	000200h 0007FEh 00077E0	BS = 768 IW 000200h 0007FEh 000800h	BS = 3840 IW 000200h 0007FEh 000800h	BS = 7936 IW 000200h 0007FEh 000800h	
SSS<2:0> = x00	001FFEh 002000h 003FFEh	001FFEh 002000h 003FFEh	001FFEh 002000h 003FFEh	001FFEh 002000h 003FFEh	
16K	SS = 16128 IW 004000h 007FFEh CS = 6632 IW 008000h	SS = 15360 IW 004000h 007FFEh CS = 6832 IW 008000h	SS = 12288 IW 004000h 007FFEh CS = 5632 IM	SS = 8192 IW 004000h 007FFEh 008000h	
	-	2000 -	AI 7000 -	- 2000 -	
	0157FEh	0157FEh	0157FEh	0157FEh	

BMENT SIZES FOR BSS<2: VS = 256 IV	SMENT SIZES		128 KB DEVICES 0>=x10 1K 000000h	BSS<2:0>=x01 4K VS = 256 IW 00000h	BSS<2:0>=x00 8	
SSS<2:0> = ×11		BS = 768	00021000 00021000 00021000 000210000 000210000000 0002100000000	3 = 3840 S = 3840	3 = 7936	TC33FJ32
X	G000000 008000 GS = 43776 IW 010606h 0157FEh	600 00h 66h FEh FEh		GS = 39936 IW 0167FEh	GS = 35840 IW 0167FEh	
SSS<2:0> = x10	VS = 256 IW 000000 0001FEP 00077EF 00077EF 000800h SS = 3840 IW 000800h 0003156F	00h FEb FEb FEb BS = 768 IW SS = 3072 IW SS = 3072 IW	00000000000000000000000000000000000000	VS = 256 IW 0001FEh BS = 3840 IW 00027FEh 000276Fh 0007FFEh	VS = 256 IW 000001 BS = 7936 IW 00025001 00025001 00025001	
	GS = 39936 IW 0157FEh	FEh FEh FEh FEh FEh		GS = 39936 IW 0157FEh 004000 008007FF 0008067F 000867FEh 00088FEh 00088FEh	GS = 35840 IW 00457FEh 0045676h 0045676h 0045676h 0058605h 0058605h 0045676h 004577FEh 004577FEh	
SS<2:0> = x01	VS = 256 IW 0001FEP 0002600 00027EEP 0002600 0007FEP 0002600 00077EP 0002000 0002000	00h FEh 00h FEh 00h FEh 00h FEh SS = 768 IW SS = 768 IW SS = 768 IW SS = 768 IW	00000000000000000000000000000000000000	VS = 256 IW 000000 BS = 3840 IW 000200 0002500 BS = 3840 IW 0002560 0002660 SS = 4096 IW 00220000	VS = 256 IW 000000 BS = 7936 IW 0001FEh 000200h 0001FFEh 0001FFEh 000200h 000200h	
8K	GS = 35840 IW 01571 00460 007F 007F 007F 01001 01571 01571	00h 100h 17FEh 100h 18S = 35840 IW FEh		0040000 008666h 008666h 0006FFEh 016000h 0157FEh	GS = 35840 IW 0167 0007 0007 0075 0107 0157	04000h 07FFEh 0FFFEh 10000h 10000h 57FEh
SSS<2:0> = ×00	VS = 256 IW 00035550 00035550 00035550 00035550 00035050 00035050 00035050 00035050 00035050 00035050 00035050 00035050 00035050 00035050 00035550 00003550 00003550 00003550 00003550 00003550 00003550 00003550 00003550 0000350 0000350 00000000	00h FEh 00h 85 = 768 IW 85 = 768 IW 00h 85 = 768 IW	000000h 0001666h 0001666h 0001666h 00016666h 0016666h 0016666h	VS = 256 IW 000000 0001FEh BS = 3840 IW 00025Eh 000860h 0015FEh 0015FEh	VS = 256 IW 000000 BS = 7936 IW 0003FEF 0003FEF 0003FEF 000350F 000260F 000260F	
16K	SS = 16128 IW 003656h 007676h 007676h 008000h GS = 27648 IW 01606h 01577Eh	66h 66h 66h 66h 66h GS = 27648 IW FEh		SS = 12288 IW 0035FEFh 008600h 008600h 0305FFEFh 0305FFEFh 010000h 0157FEh	SS = 8192 IW 0035 SS = 8192 IW 0035 GS = 27648 IW 0157	33666h 24666h 286666h 166766h 166766h 16000h 57766h

查询29.0IC3NSTRUCTION/SET SUMMARY

Note:	This data sheet summarizes the features
	of the dsPIC33FJ32MC302/304,
	dsPIC33FJ64MCX02/X04 and
	dsPIC33FJ128MCX02/X04 family of
	devices. It is not intended to be a
	comprehensive reference source. To
	complement the information in this data
	sheet, refer to the "dsPIC33F/PIC24H
	Family Reference Manual". Please see
	the Microchip web site
	(www.microchip.com) for the latest
	dsPIC33F/PIC24H Family Reference
	Manual sections.

The dsPIC33F instruction set is identical to that of the dsPIC30F.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- Word or byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- DSP operations
- · Control operations

Table 29-1 shows the general symbols used in describing the instructions.

The dsPIC33F instruction set summary in Table 29-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- · The file register specified by the value 'f'
- The destination, which could be either the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/ shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement can use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The ${\tt MAC}$ class of DSP instructions can use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- · The W registers to be used as the two operands
- The X and Y address space prefetch operations
- The X and Y address space prefetch destinations
- The accumulator write back destination

The other DSP instructions do not involve any multiplication and can include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register 'Wn' or a literal value

The control instructions can use some of the following operands:

- A program memory address
- The mode of the table read and table write instructions

word instructions are designed to provide all the required information in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it executes as a NOP.

The double-word instructions execute in two instruction cycles.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles.

Note: For more details on the instruction set, refer to the "dsPIC30/33F Programmer's Reference Manual" (DS70157).

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{}	Optional field or operation
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double-Word mode selection
.S	Shadow register select
.W	Word mode selection (default)
Acc	One of two accumulators {A, B}
AWB	Accumulator write back destination address register ∈ {W13, [W13]+ = 2}
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0x00000x1FFF}
lit1	1-bit unsigned literal ∈ {0,1}
lit4	4-bit unsigned literal ∈ {015}
lit5	5-bit unsigned literal ∈ {031}
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal ∈ {016384}
lit16	16-bit unsigned literal ∈ {065535}
lit23	23-bit unsigned literal ∈ {08388608}; LSb must be '0'
None	Field does not require an entry, can be blank
OA, OB, SA, SB	DSP Status bits: ACCA Overflow, ACCB Overflow, ACCA Saturate, ACCB Saturate
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal ∈ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor working register pair (direct addressing)
Wm*Wm	Multiplicand and Multiplier working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}

TABLE 29-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

查询dsPIC33FJ32MC304供应商 TABLE 29-1: SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)

Field	Description
Wm*Wn	Multiplicand and Multiplier working register pair for DSP instructions ∈ {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}
Wn	One of 16 working registers ∈ {W0W15}
Wnd	One of 16 destination working registers \in {W0W15}
Wns	One of 16 source working registers ∈ {W0W15}
WREG	W0 (working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }
Wx	X data space prefetch address register for DSP instructions ∈ {[W8] + = 6, [W8] + = 4, [W8] + = 2, [W8], [W8] - = 6, [W8] - = 4, [W8] - = 2, [W9] + = 6, [W9] + = 4, [W9] + = 2, [W9], [W9] - = 6, [W9] - = 4, [W9] - = 2, [W9 + W12], none}
Wxd	X data space prefetch destination register for DSP instructions ∈ {W4W7}
Wy	Y data space prefetch address register for DSP instructions ∈ {[W10] + = 6, [W10] + = 4, [W10] + = 2, [W10], [W10] - = 6, [W10] - = 4, [W10] - = 2, [W11] + = 6, [W11] + = 4, [W11] + = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11 + W12], none}
Wyd	Y data space prefetch destination register for DSP instructions ∈ {W4W7}

TABLE 29-23F INSTRUCTION BET OVERVIEW

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
1	ADD	ADD	Acc	Add Accumulators	1	1	OA,OB,SA,SB
		ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
		ADD	Wso,#Slit4,Acc	16-bit Signed Add to Accumulator	1	1	OA,OB,SA,SB
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
0	Delik	BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
0	DICA	BRA	GE, Expr	Branch if greater than or equal	1	1 (2)	None
		BRA	GEU, Expr	Branch if unsigned greater than or equal	1	1 (2)	None
		BRA	GT, Expr	Branch if greater than	1	1 (2)	None
		BRA		Branch if unsigned greater than	1	1 (2)	None
		BRA	GTU, Expr	Branch if less than or equal	1	1 (2)	None
			LE, Expr	Branch if unsigned less than or equal	1	1 (2)	None
		BRA	LEU, Expr	Branch if less than	1		None
		BRA	LT, Expr		1	1 (2)	
		BRA	LTU, Expr	Branch if unsigned less than	1	1 (2)	None
		BRA	N,Expr	Branch if Negative		1 (2)	None
		BRA	NC, Expr	Branch if Not Carry	1	1 (2)	None
		BRA	NN, Expr	Branch if Not Negative	1	1 (2)	None
		BRA	NOV, Expr	Branch if Not Overflow	1	1 (2)	None
		BRA	NZ,Expr	Branch if Not Zero	1	1 (2)	None
		BRA	OA,Expr	Branch if Accumulator A overflow	1	1 (2)	None
		BRA	OB,Expr	Branch if Accumulator B overflow	1	1 (2)	None
		BRA	OV,Expr	Branch if Overflow	1	1 (2)	None
		BRA	SA,Expr	Branch if Accumulator A saturated	1	1 (2)	None
		BRA	SB,Expr	Branch if Accumulator B saturated	1	1 (2)	None
		BRA	Expr	Branch Unconditionally	1	2	None
		BRA	Z,Expr	Branch if Zero	1	1 (2)	None
	 	BRA	Wn	Computed Branch	1	2	None
7	BSET	BSET	f,#bit4	Bit Set f	1	1	None
		BSET	Ws,#bit4	Bit Set Ws	1	1	None
8	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
		BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
9	BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
		BTG	Ws,#bit4	Bit Toggle Ws	1	1	None

查询**TABLE 29F2**:32MNSTRHCTION SET OVERVIEW (CONTINUED)

<u> </u>	. 533 7 9 32	M09049	N SEI OVERVIE				
Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
14	CALL	CALL	lit23	Call subroutine	2	2	None
		CALL	Wn	Call indirect subroutine	1	2	None
15	CLR	CLR	f	f = 0x0000	1	1	None
		CLR	WREG	WREG = 0x0000	1	1	None
		CLR	Ws	Ws = 0x0000	1	1	None
		CLR	Acc,Wx,Wxd,Wy,Wyd,AWB	Clear Accumulator	1	1	OA,OB,SA,SB
16	CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO,Sleep
17	COM	COM	f	f = f	1	1	N,Z
		СОМ	f,WREG	WREG = f	1	1	N,Z
		СОМ	Ws,Wd	$Wd = \overline{Ws}$	1	1	N,Z
18	CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z
		CP	Wb,#lit5	Compare Wb with lit5	1	1	C,DC,N,OV,Z
		CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z
19	CP0	CPO	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z
		CPO	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z
20	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z
	012	CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,Ws	Compare Wb with Ws, with Borrow $(Wb - Ws - \overline{C})$	1	1	C,DC,N,OV,Z
21	CPSEQ	CPSEQ	Wb, Wn	Compare Wb with Wn, skip if =	1	1 (2 or 3)	None
22	CPSGT	CPSGT	Wb, Wn	Compare Wb with Wn, skip if >	1	1 (2 or 3)	None
23	CPSLT	CPSLT	Wb, Wn	Compare Wb with Wn, skip if <	1	1 (2 or 3)	None
24	CPSNE	CPSNE	Wb, Wn	Compare Wb with Wn, skip if ≠	1	1 (2 or 3)	None
25	DAW	DAW	Wn	Wn = decimal adjust Wn	1	1	С
26	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z
		DEC	f,WREG	WREG = f – 1	1	1	C,DC,N,OV,Z
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z
27	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z
		DEC2	f,WREG	WREG = f - 2	1	1	C,DC,N,OV,Z
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z
28	DISI	DISI	#lit14	Disable Interrupts for k instruction cycles	1	1	None

© 2009 Microchip Technology Inc.

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
29	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV
30	DIVF	DIVF	Wm,Wn	Signed 16/16-bit Fractional Divide	1	18	N,Z,C,OV
31	DO	DO	<pre>#lit14,Expr</pre>	Do code to PC + Expr, lit14 + 1 times	2	2	None
		DO	Wn,Expr	Do code to PC + Expr, (Wn) + 1 times	2	2	None
32	ED	ED	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance (no accumulate)	1	1	OA,OB,OAB, SA,SB,SAB
33	EDAC	EDAC	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance	1	1	OA,OB,OAB, SA,SB,SAB
34	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
35	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С
36	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
37	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С
38	GOTO	GOTO	Expr	Go to address	2	2	None
		GOTO	Wn	Go to indirect	1	2	None
39	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
40	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z
		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z
41	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z
42	LAC	LAC	Wso,#Slit4,Acc	Load Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
43	LNK	LNK	#lit14	Link Frame Pointer	1	1	None
44	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z
45	MAC	MAC	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd , AWB	Multiply and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
		MAC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd	Square and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
46	MOV	MOV	f,Wn	Move f to Wn	1	1	None
		MOV	f	Move f to f	1	1	N,Z
		MOV	f,WREG	Move f to WREG	1	1	N,Z
		MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
		MOV	WREG, f	Move WREG to f	1	1	N,Z
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
47	MOVSAC	MOVSAC	Acc,Wx,Wxd,Wy,Wyd,AWB	Prefetch and store accumulator	1	1	None

TABLE 29-2:3F INSTRUCTION SET OVERVIEW (CONTINUED)

	<u>. 5375</u> 32	MCSU49	IGTION SET OVERVIE				
Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
48	MPY	MPY Wm*Wn,Ac	cc,Wx,Wxd,Wy,Wyd	Multiply Wm by Wn to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		MPY Wm*Wm,Ac	cc,Wx,Wxd,Wy,Wyd	Square Wm to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
49	MPY.N	MPY.N Wm*Wn,Ac	cc,Wx,Wxd,Wy,Wyd	-(Multiply Wm by Wn) to Accumulator	1	1	None
50	MSC	MSC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd , AWB	Multiply and Subtract from Accumulator	1	1	OA,OB,OAB SA,SB,SAB
51	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None
52	NEG	NEG	Acc	Negate Accumulator	1	1	OA,OB,OAB SA,SB,SAB
		NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = \overline{f} + 1	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,Z
53	NOP	NOP		No Operation	1	1	None
		NOPR		No Operation	1	1	None
54	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
55	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
56	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
57	RCALL	RCALL	Expr	Relative Call	1	2	None
		RCALL	Wn	Computed Call	1	2	None
58	REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
		REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
59	RESET	RESET		Software device Reset	1	1	None
60	RETFIE	RETFIE		Return from interrupt	1	3 (2)	None
61	RETLW	RETLW	#lit10,Wn	Return with literal in Wn	1	3 (2)	None
62	RETURN	RETURN		Return from Subroutine	1	3 (2)	None
63	RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z
		RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z
		RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z
64	RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N,Z
65	RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
		RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
		RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C,N,Z
66	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z

查询**TABLE 29F2:**32MNSTRHCTION SET OVERVIEW (CONTINUED)

		JUANU	UCTHON BEI OVER			1	
Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
67	SAC	SAC	Acc,#Slit4,Wdo	Store Accumulator	1	1	None
		SAC.R	Acc,#Slit4,Wdo	Store Rounded Accumulator	1	1	None
68	SE	SE	Ws,Wnd	Wnd = sign-extended Ws	1	1	C,N,Z
69	SETM	SETM	f	f = 0xFFFF	1	1	None
		SETM	WREG	WREG = 0xFFFF	1	1	None
		SETM	Ws	Ws = 0xFFFF	1	1	None
70	SFTAC	SFTAC SFTAC Acc, Wn Arithmetic Shift Accumulator by (Wn)		1	1	OA,OB,OAB, SA,SB,SAB	
		SFTAC	Acc,#Slit6	Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OAB, SA,SB,SAB
71	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z
		SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z
		SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z
		SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z
		SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z
72	SUB	SUB	Асс	Subtract Accumulators	1	1	OA,OB,OAB, SA,SB,SAB
		SUB	f	f = f – WREG	1	1	C,DC,N,OV,Z
		SUB	f,WREG	WREG = f – WREG	1	1	C,DC,N,OV,Z
		SUB	#lit10,Wn	Wn = Wn – lit10	1	1	C,DC,N,OV,Z
		SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C,DC,N,OV,Z
		SUB	Wb,#lit5,Wd	Wd = Wb - lit5	1	1	C,DC,N,OV,Z
73	SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	f,WREG	WREG = $f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV,Z
74	SUBR	SUBR	f	f = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	f,WREG	WREG = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	Wb,Ws,Wd	Wd = Ws – Wb	1	1	C,DC,N,OV,Z
		SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C,DC,N,OV,Z
75	SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	f,WREG	WREG = WREG – f – (\overline{C})	1	1	C,DC,N,OV,Z
		SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
76	SWAP	SWAP.b	Wn	Wn = nibble swap Wn	1	1	None
		SWAP	Wn	Wn = byte swap Wn	1	1	None
77	TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None
78	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
79	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
80	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
81	ULNK	ULNK		Unlink Frame Pointer	1	1	None
82	XOR	XOR	f	f = f .XOR. WREG	1	1	N,Z
		XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
83	ZE	ZE	Ws,Wnd	Wnd = Zero-extend Ws	1	1	C,Z,N

TABLE 29-2:3F INSTRUCTION SET OVERVIEW (CONTINUED)

查询我见的ICDEVELORMENTSUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
 - MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
 - MPLAB SIM Software Simulator
- Emulators
- MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit[™] 3 Debug Express
- Device Programmers
 - PICkit™ 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

30.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- · A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

302ds MPLAB32 Completes For Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

30.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

30.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline
 assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

30.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

30.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

查询80.7ICMPLAB(SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

30.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

30.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

30.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

2011s PICKIF 23Developments Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows[®] programming interface supports baseline PIC16F5xx), (PIC10F, PIC12F5xx, midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC® microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

30.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

30.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

查询我的CELECTRICALCHARACTERISTICS

This section provides an overview of dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/ X04 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss ⁽⁴⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when VDD $\ge 3.0V^{(4)}$	0.3V to +5.6V
Voltage on any 5V tolerant pin with respect to Vss when VDD < 3.0V ⁽⁴⁾	0.3V to (VDD + 0.3V)
Voltage on VCAP/VDDCORE with respect to VSS	2.25V to 2.75V
Maximum current out of Vss pin	
Maximum current into Vod pin ⁽²⁾	250 mA
Maximum output current sunk by any I/O pin ⁽³⁾	4 mA
Maximum output current sourced by any I/O pin ⁽³⁾	4 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports ⁽²⁾	200 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 31-2).
 - **3:** Exceptions are CLKOUT, which is able to sink/source 25 mA, and the VREF+, VREF-, SCLx, SDAx, PGECx and PGEDx pins, which are able to sink/source 12 mA.
 - 4: See the "Pin Diagrams" section for 5V tolerant pins.

查询dsFDC3CFTFacterfstttcs立商

TABLE 31-1: OPERATING MIPS VS. VOLTAGE

			Max MIPS
Characteristic	VDD Range (in Volts)	Temp Range (in °C)	dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04
	3.0-3.6V	-40°C to +85°C	40
	3.0-3.6V	-40°C to +125°C	40

TABLE 31-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+140	°C
Operating Ambient Temperature Range	TA	-40	_	+125	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$	PD PINT + PI/O			D	W
I/O Pin Power Dissipation: I/O = Σ ({VDD - VOH} x IOH) + Σ (VOL x IOL)					
Maximum Allowed Power Dissipation	PDMAX	(TJ — ΤΑ)/θ.	IA	W

TABLE 31-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit	Notes
Package Thermal Resistance, 44-pin QFN	θja	30		°C/W	1
Package Thermal Resistance, 44-pin TFQP	θја	40	—	°C/W	1
Package Thermal Resistance, 28-pin SPDIP	θја	45	—	°C/W	1
Package Thermal Resistance, 28-pin SOIC	θја	50	_	°C/W	1
Package Thermal Resistance, 28-pin QFN-S	θја	30		°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

查询dsPIC33FJ32MC304供应商 TABLE 31-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHA	RACTER	ISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min Typ ⁽¹⁾ Max Units Conditions					
Operati	ng Voltage	9						
DC10	Supply V	oltage						
	Vdd		3.0	_	3.6	V	Industrial and Extended	
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.8	_		V	—	
DC16	VPOR	VDD Start Voltage ⁽⁴⁾ to ensure internal Power-on Reset signal	_	_	Vss	V	_	
DC17	Svdd	VDD Rise Rate to ensure internal Power-on Reset signal	0.03	_	—	V/ms	0-3.0V in 0.1s	
DC18	VCORE	VDD Core ⁽³⁾ Internal regulator voltage	2.25	_	2.75	V	Voltage is dependent on load, temperature and VDD	

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: This is the limit to which VDD may be lowered without losing RAM data.

3: These parameters are characterized but not tested in manufacturing.

4: VDD voltage must remain at Vss for a minimum of 200 µs to ensure POR.

TABLE BICS: 3F DONCHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACT	ERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Parameter No.	Typical ⁽¹⁾	Мах	Units	Units Conditions					
Operating Cur	rent (IDD) ⁽²⁾								
DC20d	19	30	mA	-40°C					
DC20a	19	30	mA	+25°C	2.21/				
DC20b	19	30	mA	+85°C	- 3.3V	10 MIPS			
DC20c	19	35	mA	+125°C	_				
DC21d	29	40	mA	-40°C		16 MIPS			
DC21a	29	40	mA	+25°C	2.21/				
DC21b	28	45	mA	+85°C	- 3.3V				
DC21c	28	45	mA	+125°C					
DC22d	33	50	mA	-40°C					
DC22a	33	50	mA	+25°C	2.21/	20 MIPS			
DC22b	33	55	mA	+85°C	- 3.3V				
DC22c	33	55	mA	+125°C	_				
DC23d	47	70	mA	-40°C					
DC23a	48	70	mA	+25°C	2.01/				
DC23b	48	70	mA	+85°C	- 3.3V	30 MIPS			
DC23c	48	70	mA	+125°C					
DC24d	60	90	mA	-40°C					
DC24a	60	90	mA	+25°C	2.21/				
DC24b	60	90	mA	+85°C	- 3.3V	40 MIPS			
DC24c	60	90	mA	+125°C					

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSC1 driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to Vss. MCLR = VDD, WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating; however, every peripheral is being clocked (PMD bits are all zeroed).

DC CHARACT	ERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Parameter No.	Typical ⁽¹⁾	Мах	Units	Conditions					
Idle Current (I	DLE): Core OF	F Clock ON	Base Curren	t ⁽²⁾					
DC40d	4	25	mA	-40°C					
DC40a	4	25	mA	+25°C					
DC40b	4	25	mA	+85°C	3.3V	10 MIPS			
DC40c	4	25	mA	+125°C	7				
DC41d	6	25	mA	-40°C		16 MIPS			
DC41a	6	25	mA	+25°C	3.3V				
DC41b	6	25	mA	+85°C	- 3.3V				
DC41c	6	25	mA	+125°C					
DC42d	9	25	mA	-40°C					
DC42a	9	25	mA	+25°C	2.21/	20 MIPS			
DC42b	9	25	mA	+85°C	- 3.3V				
DC42c	9	25	mA	+125°C	7				
DC43d	16	25	mA	-40°C					
DC43a	16	25	mA	+25°C	2.21/				
DC43b	16	25	mA	+85°C	- 3.3V	30 MIPS			
DC43c	16	25	mA	+125°C	7				
DC44d	18	25	mA	-40°C					
DC44a	18	25	mA	+25°C	2.21/				
DC44b	19	25	mA	+85°C	- 3.3V	40 MIPS			
DC44c	19	25	mA	+125°C	1				

查询你的LE33F6.32MC2CH在内容TERISTICS: IDLE CURRENT (IIDLE)

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: Base IIDLE current is measured with core off, clock on and all modules turned off. Peripheral Module Disable SFR registers are zeroed. All I/O pins are configured as inputs and pulled to Vss.

TABLE BICAST BE CHARACTER ISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	ERISTICS		(unless oth	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le + 85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Parameter No.	Typical ⁽¹⁾	Мах	Units		Conditions				
Power-Down	Current (IPD) ⁽	2)							
DC60d	24	500	μA	-40°C					
DC60a	28	500	μA	+25°C	2 2)/	Base Power-Down Current ^(3,4)			
DC60b	124	750	μA	+85°C	- 3.3V	Base Power-Down Currenter			
DC60c	350	1000	μA	+125°C					
DC61d	8	13	μA	-40°C					
DC61a	10	15	μA	+25°C	2 2)/	Watchdog Timer Current: $\Delta IWDT^{(3)}$			
DC61b	12	20	μA	+85°C	- 3.3V				
DC61c	13	25	μA	+125°C					

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off and VREGS (RCON<8>) = 1.

3: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

4: These currents are measured on the device containing the most memory in this family.

TABLE 31-8: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

	STICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Parameter No.	Doze Ratio	Units	Conditions					
DC73a	42	50	1:2	mA				
DC73f	23	30	1:64	mA	-40°C	3.3V	40 MIPS	
DC73g	23	30	1:128	mA				
DC70a	42	50	1:2	mA				
DC70f	26	30	1:64	mA	+25°C	3.3V	40 MIPS	
DC70g	25	30	1:128	mA				
DC71a	41	50	1:2	mA				
DC71f	25	30	1:64	mA	+85°C	3.3V	40 MIPS	
DC71g	24	30	1:128	mA				
DC72a	42	50	1:2	mA				
DC72f	26	30	1:64	mA	+125°C	3.3V	40 MIPS	
DC72g	25	30	1:128	mA				

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated.

DC CH	ARACTER	RISTICS	Standard Oper (unless otherw	vise stat	ed)		
			Operating temp	erature			35°C for Industrial 25°C for Extended
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions
	VIL	Input Low Voltage					
DI10		I/O pins	Vss	—	0.2 VDD	V	
DI11		PMP pins	Vss	—	0.15 Vdd	V	PMPTTL = 1
DI15		MCLR	Vss	—	0.2 VDD	V	
DI16		I/O Pins with OSC1 or SOSCI	Vss	—	0.2 VDD	V	
DI18		I/O Pins with SDAx, SCLx	Vss	—	0.3 VDD	V	SMbus disabled
DI19		I/O Pins with SDAx, SCLx	Vss	—	0.2 VDD	V	SMbus enabled
	VIH	Input High Voltage					
DI20		I/O Pins Not 5V Tolerant ⁽⁴⁾	0.7 VDD	_	Vdd	V	_
		I/O Pins 5V Tolerant ⁽⁴⁾	0.7 Vdd	—	5.5	V	
DI21		I/O Pins Not 5V Tolerant with PMP ⁽⁴⁾	0.24 VDD + 0.8	—	Vdd	V	
		I/O Pins 5V Tolerant with PMP ⁽⁴⁾	0.24 VDD + 0.8	—	5.5	V	
	ICNPU	CNx Pull-up Current					
DI30			50	250	400	μA	VDD = 3.3V, VPIN = VSS
	lı∟	Input Leakage Current ^(2,3)					
DI50		I/O pins 5V Tolerant ⁽⁴⁾	_	—	±2	μA	Vss \leq VPIN \leq VDD, Pin at high-impedance
DI51		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	_	±1	μA	Vss \leq VPIN \leq VDD, Pin at high-impedance, 40°C \leq TA \leq +85°C
DI51a		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	—	±2	μA	Shared with external reference pins, $40^{\circ}C \le TA \le +85^{\circ}C$
DI51b		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	—	±3.5	μA	Vss \leq VPIN \leq VDD, Pin at high-impedance, -40°C \leq TA \leq +125°C
DI51c		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	_	±8	μA	Analog pins shared with external reference pins, $-40^{\circ}C \le TA \le +125^{\circ}C$
DI55		MCLR	—	_	±2	μA	$VSS \le VPIN \le VDD$
DI56		OSC1	—	_	±2	μΑ	$Vss \le VPIN \le VDD,$ XT and HS modes

查询 ABLE 33F9.32MC CH ARA TERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25° C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: See "Pin Diagrams" for the 5V tolerant I/O pins.

	RACTER	OPINOUT Standard ((unless ot Operating	Operatii herwise	ng Cono stated ature -	ditions:) 40°C ≤	3.0V to 3.6V TA \leq +85°C for Industrial TA \leq +125°C for Extended		
Param No.	Symbol	Characteristic	Min Typ Max Units Conditions					
	Vol	Output Low Voltage						
DO10		I/O ports	—	—	0.4	V	IOL = 2 mA, VDD = 3.3V	
DO16		OSC2/CLKO	—	—	0.4	V	IOL = 2 mA, VDD = 3.3V	
	Voh	Output High Voltage						
DO20		I/O ports	2.40 — V IOH = -2.3 mA, VDD = 3.3V					
DO26		OSC2/CLKO	2.41		—	V	Iон = -1.3 mA, Vdd = 3.3V	

TABLE BICHOF DONGHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

TABLE 31-11: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS			$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic		Min ⁽¹⁾	Тур	Max	Units	Conditions
BO10	VBOR	BOR Event on VDD transition high-to-low BOR event is tied to VDD core voltage decrease		2.40	_	2.55	V	_

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

查询dsPIC33FJ32MC304供应商 TABLE 31-12: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHA	RACTER	ISTICS	(unless		ise state	$-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial			
	_					-40°C \leq TA \leq +125°C for Extended			
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
		Program Flash Memory							
D130	Eр	Cell Endurance	10,000	—		E/W	-40°C to +125°C		
D131	Vpr	VDD for Read	VMIN	—	3.6	V	VMIN = Minimum operating voltage		
D132B	VPEW	VDD for Self-Timed Write	VMIN	—	3.6	V	VMIN = Minimum operating voltage		
D134	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated, -40°C to +125°C		
D135	IDDP	Supply Current during Programming	_	10	—	mA			
D136a	Trw	Row Write Time	1.32	—	1.74	ms	Trw = 11064 FRC cycles, Ta = +85°C, See Note 2		
D136b	Trw	Row Write Time	1.28	—	1.79	ms	Trw = 11064 FRC cycles, Ta = +125°C, See Note 2		
D137a	TPE	Page Erase Time	20.1	—	26.5	ms	TPE = 168517 FRC cycles, Ta = +85°C, See Note 2		
D137b	TPE	Page Erase Time	19.5	—	27.3	ms	TPE = 168517 FRC cycles, Ta = +125°C, See Note 2		
D138a	Tww	Word Write Cycle Time	42.3	—	55.9	μs	Tww = 355 FRC cycles, Ta = +85°C, See Note 2		
D138b	Tww	Word Write Cycle Time	41.1	—	57.6	μs	Tww = 355 FRC cycles, Ta = +125°C, See Note 2		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Other conditions: FRC = 7.37 MHz, TUN<5:0> = b'011111 (for Min), TUN<5:0> = b'100000 (for Max). This parameter depends on the FRC accuracy (see Table 31-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). For complete details on calculating the Minimum and Maximum time see Section 5.3 "Programming Operations".

TABLE 31-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

	Standard Operating Conditions (unless otherwise stated): Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended										
Param No.	Symbol Characteristics Min Typ Max Units Comments										
	CEFC External Filter Capacitor 4.7 10 — μF Capacitor must be low series resistance (< 5 ohms)										

© 2009 Microchip Technology Inc.

313 ds AC3Characteristics and Timing

Parameters

This section defines dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 AC characteristics and timing parameters.

TABLE 31-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended Operating voltage VDD range as described in Section 31.0 "Electrical Characteristics" .

FIGURE 31-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 31-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
DO50	Cosco	OSC2/SOSCO pin	_	_	15	pF	In XT and HS modes when external clock is used to drive OSC1
DO56	Сю	All I/O pins and OSC2	—	_	50	pF	EC mode
DO58	Св	SCLx, SDAx	_	_	400	pF	In l ² C™ mode

查询Figure 31 按2MC3 EXTERMAL CLOCK TIMING




TABLE 31-16: EXTERNAL CLOCK TIMING REQUIREMENTS

АС СНА	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No.	Symb	nb Characteristic M		Typ ⁽¹⁾	Мах	Units	Conditions				
OS10	Fin	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC	_	40	MHz	EC				
		Oscillator Crystal Frequency	3.5 10		10 40 33	MHz MHz kHz	XT HS Sosc				
OS20	Tosc	Tosc = 1/Fosc	12.5		DC	ns					
OS25	TCY	Instruction Cycle Time ⁽²⁾	25		DC	ns	—				
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.375 x Tosc	—	0.625 x Tosc	ns	EC				
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	_	—	20	ns	EC				
OS40	TckR	CLKO Rise Time ⁽³⁾	_	5.2		ns					
OS41	TckF	CLKO Fall Time ⁽³⁾		5.2		ns	—				
OS42	Gм	External Oscillator Transconductance ⁽⁴⁾	14	16	18	mA/V	VDD = 3.3V TA = +25°C				

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

- 2: Instruction cycle period (TcY) equals two times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.
- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: Data for this parameter is Preliminary. This parameter is characterized, but not tested in manufacturing.

查福尼·BACAPFFF22MC2OCK 应商NG SPECIFICATIONS (VDD = 3.0V TO 3.6V)

AC CHARACTERISTICS				$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Symbol Characteristic			Min	Typ ⁽¹⁾	Max	Units	Conditions			
OS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range		0.8	_	8	MHz	ECPLL, XTPLL modes			
OS51	Fsys	On-Chip VCO Syster Frequency	n	100	_	200	MHz	—			
OS52	TLOCK	PLL Start-up Time (Lock Time)		0.9	1.5	3.1	mS	—			
OS53	DCLK	CLKO Stability (Jitter)	-3	0.5	3	%	Measured over 100 ms period			

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 31-18: AC CHARACTERISTICS: INTERNAL RC ACCURACY

АС СНА	RACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
Param No.	Characteristic		Тур	Max	Units	Condit	ions				
	Internal FRC Accuracy	FRC Fr	equency	= 7.37 N	IHz ^(1,2)						
F20	FRC	-2 — +2		%	$-40^{\circ}C \le TA \le +85^{\circ}C$	VDD = 3.0-3.6V					
	FRC	-5		+5	%	$-40^{\circ}C \leq TA \leq +125^{\circ}C$	VDD = 3.0-3.6V				

Note 1: Frequency calibrated at 25°C and 3.3V. TUN bits can be used to compensate for temperature drift.


2: FRC is set to initial frequency of 7.37 MHz (±2%) at 25°C.

TABLE 31-19: INTERNAL RC ACCURACY

АС СН	ARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param No.	Characteristic	Min	Тур	Max	Units	Conditions			
	LPRC @ 32.768 kHz ⁽¹⁾								
F21	LPRC	-20	±6	+20	%	$-40^{\circ}C \le TA \le +85^{\circ}C$ VDD = 3.0-3.6V			
	LPRC -70 - +70 % -40°C \leq TA \leq +125°C VDD = 3.0-3.6								

Note 1: Change of LPRC frequency as VDD changes.


查询员 GURE 31 332MC3 0 4 Q 其 M H G CHARACTERISTICS



AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Symbol	Character	Min	Typ ⁽¹⁾	Max	Units	Conditions			
DO31	TioR	Port Output Rise Tim	e	_	10	25	ns	—		
DO32	TIOF	Port Output Fall Time	9		10	25	ns	_		
DI35	TINP	INTx Pin High or Low	20			ns	—			
DI40	Trbp	CNx High or Low Tim	2		_	Тсү	—			

TABLE 31-20: I/O TIMING REQUIREMENTS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.





查询**本的LE33**段祝2**RESE供应在**CHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER TIMING REQUIREMENTS


АС СНА	AC CHARACTERISTICS			$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions				
SY10	TMCL	MCLR Pulse Width (low)	2	_	_	μs	-40°C to +85°C				
SY11	TPWRT	Power-up Timer Period	_	2 4 8 16 32 64 128		ms	-40°C to +85°C User programmable				
SY12	TPOR	Power-on Reset Delay	3	10	30	μs	-40°C to +85°C				
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	0.68	0.72	1.2	μs	_				
SY20	Twdt1	Watchdog Timer Time-out Period	—	—	—	—	See Section 28.4 "Watchdog Timer (WDT)" and LPRC specification F21 (Table 31-19)				
SY30	Tost	Oscillator Start-up Time	—	1024 Tosc	_		Tosc = OSC1 period				
SY35	TFSCM	Fail-Safe Clock Monitor Delay	—	500	900	μs	-40°C to +85°C				

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

© 2009 Microchip Technology Inc.

查阅课程 3035FJ32MUMER共应商口 3 EXTERNAL CLOCK TIMING CHARACTERISTICS



АС СНА	RACTERIST	ICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Characte	eristic		Min	Тур	Max	Units	Conditions		
TA10	ТтхН	TxCK High Time	Synchronous, no prescaler Synchronous, with prescaler		0.5 Tcy + 20			ns	Must also meet parameter TA15		
					10		_	ns			
			Asynchro	onous	10			ns			
TA11	ΤτxL	TxCK Low Time	Synchronous, no prescaler				0.5 TCY + 20		_	ns	Must also meet parameter TA15
			Synchror with pres		10	_	_	ns			
			Asynchro	onous	10	_	_	ns			
TA15	ΤτχΡ	TxCK Input Period	Synchror no presca		Tcy + 40	_	_	ns	—		
			Synchror with pres		Greater of: 20 ns or (Tcy + 40)/N		_		N = prescale value (1, 8, 64, 256)		
			Asynchro	onous	20	—		ns	—		
OS60	Ft1	SOSCI/T1CK Oscil frequency Range (o by setting bit TCS (scillator e	nabled	DC		50	kHz	—		
TA20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		ock	0.5 TCY		1.5 TCY		—		

TABLE 31-22: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS⁽¹⁾

Note 1: Timer1 is a Type A.

AC CHARACTERISTICS				$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Charact	eristic		Min	Тур	Max	Units	Conditions	
TB10	TtxH	TxCK High Time	Synchronous, no prescaler Synchronous, with prescaler		0.5 TCY + 20			ns	Must also meet parameter TB15	
					10			ns		
TB11	TtxL	TxCK Low Time	Synchronous, no prescaler Synchronous, with prescaler		0.5 TCY + 20			ns	Must also meet parameter TB15	
					10			ns		
TB15	TtxP	TxCK Input Period	Synchronous, no prescaler		Tcy + 40			ns	N = prescale value (1, 8, 64, 256)	
			Synchronous, with prescaler		Greater of: 20 ns or (TCY + 40)/N					
TB20	TCKEXT- MRL	Delay from External TxCK Clock Edge to Timer Increment			0.5 TCY	_	1.5 TCY	_	—	

TABLE 31-24: TIMER3 EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characte	eristic		Min	Тур	Max	Units	Conditions	
TC10	TtxH	TxCK High Time	Synchronous		0.5 Tcy + 20	_		ns	Must also meet parameter TC15	
TC11	TtxL	TxCK Low Time	Synchronous		0.5 TCY + 20		_	ns	Must also meet parameter TC15	
TC15	TtxP	TxCK Input Period	Synchronous, no prescaler		Tcy + 40	_	-	ns	N = prescale value	
			Synchro with pres		Greater of: 20 ns or (Tcy + 40)/N				(1, 8, 64, 256)	
TC20	TCKEXTMRL	Delay from Externa Edge to Timer Incre	lock	0.5 TCY		1.5 Тсү				




TABLE 31-25: QEI MODULE EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS			($\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteri	Characteristic ⁽¹⁾			Тур	Max	Units	Conditions	
TQ10	TtQH	TQCK High Time	Synchronous, with prescaler		Тсү + 20		_	ns	Must also meet parameter TQ15	
TQ11	TtQL	TQCK Low Time	Synchronous, with prescaler		Tcy + 20			ns	Must also meet parameter TQ15	
TQ15	TtQP	TQCP Input Period	Synchronous, with prescaler		2 * Tcy + 40			ns		
TQ20	TCKEXTMRL	Delay from External TxCK Clock Edge to Timer Increment			0.5 TCY		1.5 TCY			

Note 1: These parameters are characterized but not tested in manufacturing.

查询问GURE 31 732MC3 (NPL) T FAPTURE (CAPx) TIMING CHARACTERISTICS




TABLE 31-26: INPUT CAPTURE TIMING REQUIREMENTS

AC CHARACTERISTICS			(unless otherwis	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Characte	ristic ⁽¹⁾	Min	Мах	Units	Conditions			
IC10	TccL	ICx Input Low Time	No Prescaler	0.5 Tcy + 20		ns				
			With Prescaler	10	_	ns				
IC11	TccH	ICx Input High Time	No Prescaler	0.5 Tcy + 20	_	ns				
			With Prescaler	10	_	ns				
IC15	TccP	ICx Input Period	•	(Tcy + 40)/N	—	ns	N = prescale value (1, 4, 16)			

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 31-8: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




TABLE 31-27: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Мах	Units	Conditions		
OC10	TccF	OCx Output Fall Time	—	_		ns	See parameter D032		
OC11	TccR	OCx Output Rise Time	—	_	—	ns	See parameter D031		

^{© 2009} Microchip Technology Inc.

查阅课程 3138FJ32MOC/PMMM 加合DULE TIMING CHARACTERISTICS




TABLE 31-28: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

AC CHAI	C CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ Max Units Conditions					
OC15	Tfd	Fault Input to PWM I/O Change	—	_	50	ns	_	
OC20	TFLT	Fault Input Pulse Width	50 — ns —					

查询**FlGuRB311102**MC3(MOTORCONTROL PWM MODULE FAULT TIMING CHARACTERISTICS




FIGURE 31-11: MOTOR CONTROL PWM MODULE TIMING CHARACTERISTICS




TABLE 31-29: MOTOR CONTROL PWM MODULE TIMING REQUIREMENTS

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ Max Units Conditions					
MP10	TFPWM	PWM Output Fall Time	—	_	—	ns	See parameter D032	
MP11	TRPWM	PWM Output Rise Time	_	—	—	ns	See parameter D031	
MP20	Tfd	Fault Input ↓ to PWM I/O Change	-		50	ns	_	
MP30	Тғн	Minimum Pulse Width	50	—	_	ns	—	

查@URP 30302: J32MQEA/QEB/I的PUT CHARACTERISTICS




TABLE 31-30: QUADRATURE DECODER TIMING REQUIREMENTS

			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic ⁽¹⁾		Тур ⁽²⁾	Мах	Units	Conditions	
TQ30	TQUL	Quadrature Input Low Time		6 Tcy	—	ns	—	
TQ31	TQUH	Quadrature Input High Time		6 Tcy	_	ns	—	
TQ35	TQUIN	Quadrature Input Period		12 TCY	_	ns	—	
TQ36	ΤουΡ	Quadrature Phase Period		3 TCY	_	ns	—	
TQ40	TQUFL	Filter Time to Recognize Low with Digital Filter	Ι,	3 * N * Tcy	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 3)	
TQ41	TQUFH	Filter Time to Recognize Hig with Digital Filter	h,	3 * N * Tcy	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 3)	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: N = Index Channel Digital Filter Clock Divide Select bits. Refer to **Section 15. "Quadrature Encoder** Interface (QEI)" in the "*dsPIC33F/PIC24H Family Reference Manual*". Please see the Microchip web site for the latest dsPIC33F/PIC24H Family Reference Manual sections.

查询时GURE 31 132MC3 (QELLMOPULE INDEX PULSE TIMING CHARACTERISTICS





TABLE 31-31: QEI INDEX PULSE TIMING REQUIREMENTS

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Symbol Characteristic ¹			Min	Мах	Units	Conditions
TQ50	TqIL	Filter Time to Recognize Low, with Digital Filter		3 * N * Tcy	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)
TQ51	TqiH	Filter Time to Recognize with Digital Filter	High,	3 * N * Tcy	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)
TQ55	Tqidxr	Index Pulse Recognized Counter Reset (ungated		3 TCY	_	ns	—

Note 1: These parameters are characterized but not tested in manufacturing.

2: Alignment of index pulses to QEA and QEB is shown for position counter Reset timing only. Shown for forward direction only (QEA leads QEB). Same timing applies for reverse direction (QEA lags QEB) but index pulse recognition occurs on falling edge.




習GURE 3031年13218月24州QDUEE MASTER MODE (CKE = 0) TIMING CHARACTERISTICS

TABLE 31-32: SPIx MASTER MODE (CKE = 0) TIMING REQUIREMENTS

АС СНА				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions		
SP10	TscL	SCKx Output Low Time	Tcy/2	_		ns	See Note 3		
SP11	TscH	SCKx Output High Time	Tcy/2	_		ns	See Note 3		
SP20	TscF	SCKx Output Fall Time	—	—	_	ns	See parameter D032 and Note 4		
SP21	TscR	SCKx Output Rise Time	—	—	_	ns	See parameter D031 and Note 4		
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See parameter D032 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time	—	—		ns	See parameter D031 and Note 4		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	23	—	_	ns	—		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—		ns	—		


- 2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.
- **3:** The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.
- **4:** Assumes 50 pF load on all SPIx pins.

查询FIGURE 31 152MC3(SPIX MODULE MASTER MODE (CKE = 1) TIMING CHARACTERISTICS



АС СНА	RACTERIST	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions	
SP10	TscL	SCKx Output Low Time	Tcy/2	_	_	ns	See Note 3	
SP11	TscH	SCKx Output High Time	TCY/2	_	_	ns	See Note 3	
SP20	TscF	SCKx Output Fall Time	—			ns	See parameter D032 and Note 4	
SP21	TscR	SCKx Output Rise Time	_	—	_	ns	See parameter D031 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	_	—	_	ns	See parameter D032 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	_	—	_	ns	See parameter D031 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	_	
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	_	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	23	—	_	ns	_	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	_	ns	_	

- 2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.
- **3:** The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.



習(如RF 31316F J32) 多P32 4 例 OUE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS

TABLE 31-34: SPIX MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

AC CH	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for} \\ \mbox{Extended} \end{array}$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions	
SP70	TscL	SCKx Input Low Time	30	—	_	ns	—	
SP71	TscH	SCKx Input High Time	30	—	_	ns	—	
SP72	TscF	SCKx Input Fall Time	_	10	25	ns	See Note 3	
SP73	TscR	SCKx Input Rise Time	—	10	25	ns	See Note 3	
SP30	TdoF	SDOx Data Output Fall Time	—	-	_	ns	See parameter D032 and Note 3	
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See parameter D031 and Note 3	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	-	30	ns	_	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	—	_	ns	_	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	—	_	ns	_	
SP50	TssL2scH, TssL2scL	$\overline{\text{SSx}} \downarrow$ to SCKx \uparrow or SCKx Input	120	-		ns	_	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	—	50	ns	See Note 3	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: Assumes 50 pF load on all SPIx pins.

查询TABLE 31F34218Plo MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS (CONTINUED)


AC CHA	AC CHARACTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for} \\ \\ \mbox{Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Units Conditions					
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 Tcy +40	—	_	ns	_	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: Assumes 50 pF load on all SPIx pins.

FIGURE 31-17: SPIX MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS



АС СНА				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions		
SP70	TscL	SCKx Input Low Time	30		_	ns	—		
SP71	TscH	SCKx Input High Time	30	_		ns	—		
SP72	TscF	SCKx Input Fall Time	—	10	25	ns	See Note 3		
SP73	TscR	SCKx Input Rise Time	—	10	25	ns	See Note 3		
SP30	TdoF	SDOx Data Output Fall Time	—	_	_	ns	See parameter D032 and Note 3		
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See parameter D031 and Note 3		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	_	30	ns	_		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	_	—	ns	_		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	_	_	ns	_		
SP50	TssL2scH, TssL2scL	$\frac{\overline{SSx}}{Input} \downarrow \text{ to SCKx } \downarrow \text{ or SCKx } \uparrow$	120	_	_	ns	_		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	—	50	ns	See Note 4		
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	1.5 Tcy + 40	—	_	ns	_		
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	_	—	50	ns	_		


TABLE BIGS F SPAN MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.


2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.








AC CHA	ARACTER	ISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industria $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol ("baractoristic Min\"/		Мах	Units	Conditions				
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 1)	_	μs	—		
			400 kHz mode	Tcy/2 (BRG + 1)		μs	—		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		μs	—		
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 1)	—	μs	—		
			400 kHz mode	Tcy/2 (BRG + 1)	—	μs	—		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μs	_		
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	_	300	ns	CB is specified to be		
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF		
			1 MHz mode ⁽²⁾	_	100	ns			
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be		
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF		
			1 MHz mode ⁽²⁾		300	ns			
IM25	TSU:DAT	Data Input	100 kHz mode	250		ns	_		
		Setup Time	400 kHz mode	100		ns			
			1 MHz mode ⁽²⁾	40	—	ns			
IM26	THD:DAT	Data Input	100 kHz mode	0	—	μs	_		
		Hold Time	400 kHz mode	0	0.9	μs			
			1 MHz mode ⁽²⁾	0.2	_	μs			
IM30	TSU:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)	—	μs	Only relevant for		
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μs	Repeated Start		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μs	condition		
IM31	THD:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)	—	μs	After this period the		
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	—	μs	first clock pulse is		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μs	generated		
IM33	Tsu:sto	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	μs	_		
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μs			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μs			
IM34	THD:STO	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	ns	_		
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	_	ns			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	ns			
IM40	TAA:SCL	Output Valid	100 kHz mode		3500	ns	—		
		From Clock	400 kHz mode	_	1000	ns	—		
			1 MHz mode ⁽²⁾	_	400	ns	—		
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μs	Time the bus must be		
			400 kHz mode	1.3	—	μs	free before a new		
			1 MHz mode ⁽²⁾	0.5	—	μs	transmission can start		
IM50	Св	Bus Capacitive L	oading	_	400	pF	—		
IM51	TPGD	Pulse Gobbler De		65	390	ns	See Note 3		


Note 1: BRG is the value of the I²C Baud Rate Generator. Refer to Section 19. "Inter-Integrated Circuit (I²C™)" in the "*dsPIC33F/PIC24H Family Reference Manual*". Please see the Microchip web site for the latest dsPIC33F/PIC24H Family Reference Manual sections.

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

3: Typical value for this parameter is 130 ns.







TIMING REQUIREMENTS (SLAVE MODE)

АС СНА	RACTERI	STICS		(unless other	rwise sta	a ted) e -40°C	Dens: 3.0V to 3.6V $C \le TA \le +85^{\circ}C$ for Industrial $C \le TA \le +125^{\circ}C$ for
Param.	Symbol	Charac	teristic	Min	Max	Units	Conditions
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	_	μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	—	μs	Device must operate at a minimum of 10 MHz
			1 MHz mode ⁽¹⁾	0.5		μs	_
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	—	μs	Device must operate at a minimum of 10 MHz
			1 MHz mode ⁽¹⁾	0.5		μs	_
IS20	TF:SCL	SDAx and SCLx	100 kHz mode		300	ns	CB is specified to be from
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode ⁽¹⁾		100	ns	
IS21	TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be from
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode ⁽¹⁾	—	300	ns	
IS25	TSU:DAT	Data Input	100 kHz mode	250	—	ns	_
		Setup Time	400 kHz mode	100		ns	
			1 MHz mode ⁽¹⁾	100		ns	
IS26	THD:DAT	Data Input	100 kHz mode	0		μs	_
		Hold Time	400 kHz mode	0	0.9	μs	
			1 MHz mode ⁽¹⁾	0	0.3	μs	
IS30	TSU:STA	Start Condition	100 kHz mode	4.7		μs	Only relevant for Repeated
		Setup Time	400 kHz mode	0.6		μs	Start condition
			1 MHz mode ⁽¹⁾	0.25		μs	
IS31	THD:STA	Start Condition	100 kHz mode	4.0		μs	After this period, the first
		Hold Time	400 kHz mode	0.6		μs	clock pulse is generated
			1 MHz mode ⁽¹⁾	0.25		μs	
IS33	Tsu:sto	Stop Condition	100 kHz mode	4.7		μs	_
		Setup Time	400 kHz mode	0.6		μs	
			1 MHz mode ⁽¹⁾	0.6		μs	
IS34	THD:ST	Stop Condition	100 kHz mode	4000	—	ns	_
	0	Hold Time	400 kHz mode	600	_	ns	1
			1 MHz mode ⁽¹⁾	250		ns	1
IS40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns	
		From Clock	400 kHz mode	0	1000	ns	
			1 MHz mode ⁽¹⁾	0	350	ns	1
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μs	Time the bus must be free
			400 kHz mode	1.3	_	μs	before a new transmission
			1 MHz mode ⁽¹⁾	0.5	—	μs	can start
IS50	Св	Bus Capacitive Lo	ading	_	400	pF	_

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

查询FIGURE 31-222MC3 (ECAN MODULE I/O TIMING CHARACTERISTICS




TABLE 31-38: ECAN MODULE I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			(unless	otherwi	se state	d)	: 3.0V to 3.6V . ≤ +85°C
Param No. Symbol Characteristic ⁽¹⁾			Min	Typ ⁽²⁾	Мах	Units	Conditions
CA10	TioF	Port Output Fall Time	—	_	_	ns	See parameter D032
CA11	TioR	Port Output Rise Time	—	—	_	ns	See parameter D031
CA20	Tcwf	Pulse Width to Trigger CAN Wake-up Filter	120			ns	—

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE BAC39F ADD MODULE SPECIFICATIONS


AC CH	ARACTER	RISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$								
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions				
Device Supply											
AD01	AVDD	Module VDD Supply	Greater of VDD – 0.3 or 3.0		Lesser of VDD + 0.3 or 3.6	V	_				
AD02	AVss	Module Vss Supply	Vss – 0.3		Vss + 0.3	V	—				
			Reference	ce Inpu	ts						
AD05	VREFH	Reference Voltage High	AVss + 2.7	_	AVDD	V	See Note 1				
AD05a			3.0	—	3.6	V	Vrefh = AVdd Vrefl = AVss = 0				
AD06	VREFL	Reference Voltage Low	AVss	_	AVDD - 2.7	V	See Note 1				
AD06a			0	_	0	V	Vrefh = AVdd Vrefl = AVss = 0				
AD07	VREF	Absolute Reference Voltage	2.7	_	3.6	V	VREF = VREFH - VREFL				
AD08	IREF	Current Drain	—	_	10	μΑ	ADC off				
AD09	Iad	Operating Current	—	7.0	9.0	mA	ADC operating in 10-bit mode, see Note 1				
			_	2.7	3.2	mA	ADC operating in 12-bit mode, see Note 1				
			Analog	g Input							
AD12	Vinh	Input Voltage Range Vімн	VINL	_	Vrefh	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), positive input				
AD13	VINL	Input Voltage Range VINL	VREFL	—	AVss + 1V	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), negative input				
AD17	Rin	Recommended Imped- ance of Analog Voltage Source			200 200	Ω Ω	10-bit ADC 12-bit ADC				

АС СНА	RACTERIS	STICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions	
		ADC Accuracy (12-bit Mod	de) – Mea	sureme	nts with	externa	I VREF+/VREF-	
AD20a	Nr	Resolution	12	2 data bi	ts	bits		
AD21a	INL	Integral Nonlinearity	-2	_	+2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD22a	DNL	Differential Nonlinearity	>-1	-	<1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD23a	Gerr	Gain Error	1.25	3.4	10	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD24a	EOFF	Offset Error	-0.2	0.9	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD25a	—	Monotonicity	_	_	_	—	Guaranteed	
		ADC Accuracy (12-bit Mo	de) – Mea	asureme	nts with	interna	VREF+/VREF-	
AD20a	Nr	Resolution	12	2 data bi	ts	bits		
AD21a	INL	Integral Nonlinearity	-2	_	+2	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD22a	DNL	Differential Nonlinearity	>-1	_	<1	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD23a	Gerr	Gain Error	2	10.5	20	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD24a	EOFF	Offset Error	2	3.8	10	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD25a	—	Monotonicity	_	_	_	—	Guaranteed	
		Dynamic	c Perforn	nance (1	2-bit Mo	de)		
AD30a	THD	Total Harmonic Distortion	_	_	-75	dB	—	
AD31a	SINAD	Signal to Noise and Distortion	68.5	69.5		dB	_	
AD32a	SFDR	Spurious Free Dynamic Range	80	-		dB	_	
AD33a	Fnyq	Input Signal Bandwidth	—	—	250	kHz	—	
AD34a	ENOB	Effective Number of Bits	11.09	11.3	_	bits		

查询本的E34E40:2MADC4WODUEE SPECIFICATIONS (12-BIT MODE)

					se stateo rature	d) -40°C ≤	: 3.0V to 3.6V TA \leq +85°C for Industrial TA \leq +125°C for Extended
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions
		ADC Accuracy (10-bit Mode	e) – Meas	urement	ts with e	xternal	VREF+/VREF-
AD20b	Nr	Resolution	1(0 data bi	ts	bits	
AD21b	INL	Integral Nonlinearity	-1.5	_	+1.5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V
AD22b	DNL	Differential Nonlinearity	>-1	_	<1	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V
AD23b	Gerr	Gain Error	0.4	3	6	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V
AD24b	EOFF	Offset Error	0.2	2	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V
AD25b	—	Monotonicity	—	—	—	_	Guaranteed
		ADC Accuracy (10-bit Mode	e) – Meas	uremen	ts with ir	nternal V	VREF+/VREF-
AD20b	Nr	Resolution	1(0 data bi	ts	bits	
AD21b	INL	Integral Nonlinearity	-1	—	+1	LSb	VINL = AVSS = 0V, AVDD = 3.6V
AD22b	DNL	Differential Nonlinearity	>-1		<1	LSb	VINL = AVSS = 0V, AVDD = 3.6V
AD23b	Gerr	Gain Error	3	7	15	LSb	VINL = AVSS = 0V, AVDD = 3.6V
AD24b	EOFF	Offset Error	1.5	3	7	LSb	VINL = AVSS = 0V, AVDD = 3.6V
AD25b	—	Monotonicity	_	_	_	_	Guaranteed
		Dynamic	Performa	nce (10-	-bit Mod	e)	
AD30b	THD	Total Harmonic Distortion	—	—	-64	dB	
AD31b	SINAD	Signal to Noise and Distortion	57	58.5		dB	_
AD32b	SFDR	Spurious Free Dynamic Range	72	_	_	dB	_
AD33b	Fnyq	Input Signal Bandwidth	_	—	550	kHz	_
AD34b	ENOB	Effective Number of Bits	9.16	9.4		bits	_

TABLE BICARF LADOWNOOD TO BE SPECIFICATIONS (10-BIT MODE)



查询**FlGURE 31-732MC3(ADC CONVERSION (12-BIT MODE) TIMING CHARACTERISTICS** (ASAM = 0, SSRC<2:0> = 0.00)

			$\begin{array}{llllllllllllllllllllllllllllllllllll$								
Param No.	Symbol	Characteristic	Min.	Min. Typ Max. Units Conditions							
	Clock Parameters										
AD50	Tad	ADC Clock Period	117.6			ns	_				
AD51	tRC	ADC Internal RC Oscillator Period	—	250	_	ns	_				
	Conversion Rate										
AD55	tCONV	Conversion Time	_	14 Tad		ns	—				
AD56	FCNV	Throughput Rate	—	—	500	Ksps	—				
AD57	TSAMP	Sample Time	3 Tad	_	_	_	—				
		Timir	ng Parame	eters							
AD60	tPCS	Conversion Start from Sample Trigger ⁽²⁾	2 Tad		3 Tad	_	Auto convert trigger not selected				
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽²⁾	2 Tad	_	3 Tad		_				
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾	—	0.5 TAD	1		—				
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ⁽²⁾		_	20	μs	_				

TABLE 31042F ADD CONVERSION (12-BIT MODE) TIMING REQUIREMENTS

Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

2: These parameters are characterized but not tested in manufacturing.

3: The tDPU is the time required for the ADC module to stabilize at the appropriate level when the module is turned on (AD1CON1<ADON>='1'). During this time, the ADC result is indeterminate.





FIGURE 31-25: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)



AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Characteristic	Min. Typ ⁽¹⁾ Max. Units Conditions								
	Clock Parameters										
AD50	TAD	ADC Clock Period	76	_		ns	—				
AD51	tRC	ADC Internal RC Oscillator Period		250	_	ns	—				
	Conversion Rate										
AD55	tCONV	Conversion Time		12 TAD			—				
AD56	FCNV	Throughput Rate		_	1.1	Msps	—				
AD57	TSAMP	Sample Time	2 Tad	—	_	—	—				
		Timin	g Param	eters							
AD60	tPCS	Conversion Start from Sample Trigger ⁽¹⁾	2 Tad		3 Tad	—	Auto-Convert Trigger not selected				
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽¹⁾	2 Tad	—	3 Tad	—	_				
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽¹⁾	—	0.5 Tad	_	—	—				
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ⁽¹⁾	—	—	20	μs	—				

TABLE 31043F ADOCONVERSION (10-BIT MODE) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

3: The tDPU is the time required for the ADC module to stabilize at the appropriate level when the module is turned on (AD1CON1<ADON>='1'). During this time, the ADC result is indeterminate.

TABLE 31-44: AUDIO DAC MODULE SPECIFICATIONS
--

AC/DC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditions						
Clock Parameters									
DA01	Vod+	Positive Output Differential Voltage	1	1.15	2	V	VoD+ = VDACH - VDACL See Note 1,2		
DA02	Vod-	Negative Output Differential Voltage	-2	-1.15	-1	V	Vod- = Vdacl - Vdach See Note 1,2		
DA03	Vres	Resolution		16	_	bits			
DA04	Gerr	Gain Error	—	3.1	_	%	—		
DA08	FDAC	Clock frequency	—	—	25.6	MHz	—		
DA09	FSAMP	Sample Rate	0	_	100	kHz	_		
DA10	FINPUT	Input data frequency	0	_	45	kHz	Sampling frequency = 100 kHz		
DA11	TINIT	Initialization period	1024	—	_	Clks	Time before first sample		
DA12	SNR	Signal-to-Noise Ratio	_	61		dB	Sampling frequency = 96 kHz		

Note 1: Measured VDACH and VDACL output with respect to Vss, with no load and FORM bit (DACxCON<8>) = 0.

2: This parameter is tested at $-40^{\circ}C \le TA \le +85^{\circ}C$ only.

查询**ABLE 31**F45:21COMPARA TOR TIMING SPECIFICATIONS

АС СНА				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditions			Conditions			
300	TRESP	Response Time ^(1,2)		150	400	ns			
301	Тмс2о∨	Comparator Mode Change to Output Valid ⁽¹⁾	—		10	μs	_		

Note 1: Parameters are characterized but not tested.

2: Response time measured with one comparator input at (VDD - 1.5)/2, while the other input transitions from Vss to VDD.

TABLE 31-46: COMPARATOR MODULE SPECIFICATIONS

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditions				
D300	VIOFF	Input Offset Voltage ⁽¹⁾	_	±10	—	mV	—
D301	VICM	Input Common Mode Voltage ⁽¹⁾	0		AVDD-1.5V	V	—
D302	CMRR	Common Mode Rejection Ratio ⁽¹⁾	-54		—	dB	—

Note 1: Parameters are characterized but not tested.

TABLE 34 47: COMPARATOR REFERENCE VOLTAGE SETTLING TIME SPECIFICATIONS


AC CHA	RACTERIS	TICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industria} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extende} \end{array}$			+85°C for Industrial		
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditions					
VR310	TSET	Settling Time ⁽¹⁾	10 μs					

Note 1: Setting time measured while CVRR = 1 and CVR3:CVR0 bits transition from '0000' to '1111'.

TABLE 31-48: COMPARATOR REFERENCE VOLTAGE SPECIFICATIONS

DC CHAI				$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditions						
VRD310	CVRES	Resolution	CVRSRC/24 — CVRSRC/32 LSb —						
VRD311	CVRAA	Absolute Accuracy	— — 0.5 LSb —						
VRD312	CVRur	Unit Resistor Value (R)	—	2k	_	Ω	—		

FIGURE 31-26: PARALLEL SLAVE PORT TIMING DIAGRAM



查询和BLE33F49:2\SEOTIME SPECIFICATIONS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Ol Characteristic Min. Typ Max. Units O			Conditions			
PS1	TdtV2wrH	Data in Valid before \overline{WR} or \overline{CS} Inactive (setup time)	20	—	_	ns	_	
PS2	TwrH2dtl	WR or CS Inactive to Data-In Invalid (hold time)	20	—	_	ns	_	
PS3	TrdL2dtV	RD and CS to Active Data-Out	—	—	80	ns	_	
PS4	TrdH2dtl	RD Active or CS Inactive to Data-Out Invalid	10	—	30	ns		

FIGURE 31-27: PARALLEL MASTER PORT READ TIMING DIAGRAM


	P1 P2 P3 P4 P1 P2 P3 P4 P1 P2
System Clock	
PMA<13:8>	
PMD<7:0>	Address <7:0> PM6 -> - PM7 -> 1
PMRD	
PMWR	
PMALL/PMALH	
PMCS1	

© 2009 Microchip Technology Inc.

TABLE BICSOF PARALLER MASTER PORT READ TIMING REQUIREMENTS

АС СНА	ARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industria $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	n Characteristic		Тур	Max.	Units	Conditions	
PM1	PMALL/PMALH Pulse Width	_	0.5 TCY		ns	_	
PM2	Address Out Valid to PMALL/PMALH Invalid (address setup time)	—	0.75 TCY	—	ns		
PM3	PMALL/PMALH Invalid to Address Out Invalid (address hold time)	—	0.25 TCY	_	ns	_	
PM5	PMRD Pulse Width	_	0.5 TCY		ns	_	
PM6	PMRD or PMENB Active to Data In Valid (data setup time)	_	—	_	ns		
PM7	PMRD or PMENB Inactive to Data In Invalid (data hold time)	_	—	—	ns		

FIGURE 31-28: PARALLEL MASTER PORT WRITE TIMING DIAGRAM



	AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)					
		$\begin{array}{ll} \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for} \end{array}$						
Param No.	Characteristic	Min.	Max.	Units	Conditions			
PM11	PMWR Pulse Width		0.5 TCY		ns			
PM12	Data Out Valid before PMWR or PMENB goes Inactive (data setup time)	—	—	_	ns	—		
PM13	PMWR or PMEMB Invalid to Data Out Invalid (data hold time)	d — —		_	ns	—		
PM16	PMCSx Pulse Width	TCY - 5	—		ns	—		

查询**ABLE 33**時 82 WARA供**EL** 潮ASTER PORT WRITE TIMING REQUIREMENTS

查句ESPIC33FJ32MC304供应商

查询&OCHIGHTEMPERATURE ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 electrical characteristics for devices operating in an ambient temperature range of -40°C to +140°C.

Note: Programming of the Flash memory is not allowed above 125°C.

The specifications between -40° C to $+140^{\circ}$ C are identical to those shown in **Section 31.0** "**Electrical Characteristics**" for operation between -40° C to $+125^{\circ}$ C, with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter DC10 in **Section 31.0 "Electrical Characteristics"** is the Industrial and Extended temperature equivalent of HDC10.

Absolute maximum ratings for the dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/ X04 high temperature devices are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias ⁽⁴⁾	40°C to +140°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to VSS	-0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss ⁽⁵⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when $VDD < 3.0V^{(5)}$	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when $VDD \ge 3.0V^{(5)}$	-0.3V to 5.6V
Voltage on VCAP/VDDCORE with respect to Vss	2.25V to 2.75V
Maximum current out of Vss pin	60 mA
Maximum current into VDD pin ⁽²⁾	
Maximum junction temperature	+145°C
Maximum output current sunk by any I/O pin ⁽³⁾	1 mA
Maximum output current sourced by any I/O pin ⁽³⁾	1 mA
Maximum current sunk by all ports combined	
Maximum current sourced by all ports combined ⁽²⁾	10 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 32-2).
 - **3:** Unlike devices at 125°C and below, the specifications in this section also apply to the CLKOUT, VREF+, VREF-, SCLx, SDAx, PGCx and PGDx pins.
 - **4:** AEC-Q100 reliability testing for devices intended to operate at 150°C is 1,000 hours. Any design in which the total operating time from 125°C to 150°C will be greater than 1,000 hours is not warranted without prior written approval from Microchip Technology Inc.
 - 5: Refer to the "Pin Diagrams" section for 5V tolerant pins.

查询dsPIC33FJ32MC304供应商 32.1 High Temperature DC Characteristics

TABLE 32-1: OPERATING MIPS VS. VOLTAGE

Characteristic VDD Range Temperature Range (in Volts) (in °C)	Max MIPS		
Characteristic	0		dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04
	3.0V to 3.6V	-40°C to +140°C	20

TABLE 32-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Мах	Unit
High Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+145	°C
Operating Ambient Temperature Range	TA	-40	—	+140	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$	PD	I	Pint + Pi/c)	W
Iaximum Allowed Power DissipationPDMAX(TJ - TA)/θJA				A	W

TABLE 32-3: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARACTERISTICSStandard Operating Conditions: $3.0V$ to $3.6V$ (unless otherwise stated) Operating temperature $-40^{\circ}C \le T_A \le +140^{\circ}C$ for High							
Parameter No.SymbolCharacteristicMinTypMaxUnitsConditions						Conditions	
Operating V	Voltage						
HDC10	DC10 Supply Voltage						
	Vdd	✓DD → 3.0 3.3 3.6 V -40°C to +140°C					

TABLE 32-4: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	ERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature				
Parameter No.	Typical	Мах	Units	Conditions			
Power-Down (Current (IPD)						
HDC60e	250	2000	μA	+140°C 3.3V Base Power-Down Current ^(1,3)			
HDC61c	3	5	μA	+140°C 3.3V Watchdog Timer Current: ∆IwDT ^{(2,4}			

Note 1: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off, and VREGS (RCON<8>) = 1.

2: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

3: These currents are measured on the device containing the most memory in this family.

DC CHARAC	DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature				
Parameter No.	Typical ⁽¹⁾	Мах	Doze Ratio	Units	Conditions			
HDC72a	39	45	1:2	mA				
HDC72f	18	25	1:64	mA	+140°C	3.3V	20 MIPS	
HDC72g	18	25	1:128	mA				

查询dspic33FJ32MC304供应商 TABLE 32-5: DC CHARACTERISTICS: DOZE CURRENT (Idoze)

Note 1: Parameters with Doze ratios of 1:2 and 1:64 are characterized, but are not tested in manufacturing.

TABLE 32-6: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature					
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions	
	Vol	Output Low Voltage						
HDO10		I/O ports	—	—	0.4	V	IOL = 1 mA, VDD = 3.3V	
HDO16		OSC2/CLKO	—	—	0.4	V	IOL = 1 mA, VDD = 3.3V	
	Voн	Output High Voltage						
HDO20		I/O ports	2.40	—	—	V	Iон = -1 mA, Vdd = 3.3V	
HDO26		OSC2/CLKO	2.41	—	—	V	Іон = -1 mA, Vdd = 3.3V	

TABLE 32-7: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Мах	Units	Conditions	
		Program Flash Memory						
HD130	Eр	Cell Endurance	10,000	—	—	E/W	-40°C to +140°C ⁽²⁾	
HD134	TRETD	Characteristic Retention	20	—	—	Year	1000 E/W cycles or less and no other specifications are violated	

Note 1: These parameters are assured by design, but are not characterized or tested in manufacturing.

2: Programming of the Flash memory is not allowed above 125°C.

2223dsPAC3Chatacteristics

The information contained in this section defines dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 AC characteristics and timing parameters for high temperature devices. However, all AC timing specifications in this section are the same as those in Section 31.2 "AC Characteristics and Timing Parameters", with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter OS53 in Section 31.2 "AC Characteristics and Timing Parameters" is the Industrial and Extended temperature equivalent of HOS53.

TABLE 32-8: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

AC CHARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)							
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature Operating voltage VDD range as described in Table 32-1.							

FIGURE 32-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 32-9: PLL CLOCK TIMING SPECIFICATIONS

-		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature							
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions		
HOS53	DCLK	CLKO Stability (Jitter) ⁽¹⁾	-5	0.5	5	%	Measured over 100 ms period		

ιĘ	jusr 1033									
	AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature							
	Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions		
	HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	10	25	ns	_		
	HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28	_	_	ns	—		
	HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	35			ns			

查询TAPLE 33-10:21 Plo MASTER MODE (CKE = 0) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 32-11: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

	AC CTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature							
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions		
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	10	25	ns	_		
HSP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	35	—	_	ns	_		
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28	—	_	ns	_		
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	35	—	_	ns	_		

Note 1: These parameters are characterized but not tested in manufacturing.

© 2009 Microchip Technology Inc.

DS70291D-page 393

ACStandard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)CHARACTERISTICSOperating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature						,	
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		I	35	ns	_
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	25	_	_	ns	_
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	25	_	_	ns	_
HSP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	15		55	ns	See Note 2

Note 1: These parameters are characterized but not tested in manufacturing.

2: Assumes 50 pF load on all SPIx pins.

TABLE 32-13: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

AC CHARACTERISTICSStandard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature							
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	1	35	ns	_
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	25			ns	_
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	25	_	_	ns	_
HSP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	15	_	55	ns	See Note 2
HSP60	TssL2doV	<u>SDO</u> x Data Output Valid after SSx Edge	—		55	ns	_

Note 1: These parameters are characterized but not tested in manufacturing.

2: Assumes 50 pF load on all SPIx pins.

查询TABLE 32F1432MDC 4MODULE SPECIFICATIONS

-	ACStandard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)RACTERISTICSOperating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature									
Param No.	Symbol	Characteristic	tic Min Typ Max		Units	Conditions				
	Reference Inputs									
HAD08	IREF	Current Drain — 250 600 — — 50				μΑ μΑ	ADC operating, See Note 1 ADC off, See Note 1			

Note 1: These parameters are not characterized or tested in manufacturing.

2: These parameters are characterized, but are not tested in manufacturing.

TABLE 32-15: ADC MODULE SPECIFICATIONS (12-BIT MODE)

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le T_A \le +140^{\circ}C$ for High Temperature										
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions					
ADC Accuracy (12-bit Mode) – Measurements with External VREF+/VREF- ⁽¹⁾												
HAD20a	Nr	Resolution	1	2 data bi	ts	bits	_					
HAD21a	INL	Integral Nonlinearity	-2	—	+2	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V					
HAD22a	DNL	Differential Nonlinearity	> -1	—	< 1	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V					
HAD23a	Gerr	Gain Error	-2	—	10	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V					
HAD24a	EOFF	Offset Error	-3	—	5	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V					
ADC Accuracy (12-bit Mode) – Measurements with Internal VREF+/VREF- ⁽¹⁾												
HAD20a	Nr	Resolution	1	2 data bi	ts	bits	—					
HAD21a	INL	Integral Nonlinearity	-2	—	+2	LSb	VINL = AVSS = 0V, AVDD = 3.6V					
HAD22a	DNL	Differential Nonlinearity	> -1	—	< 1	LSb	VINL = AVSS = 0V, AVDD = 3.6V					
HAD23a	Gerr	Gain Error	2	_	20	LSb	VINL = AVSS = 0V, AVDD = 3.6V					
HAD24a	Eoff	Offset Error	2	—	10	LSb	VINL = AVSS = 0V, AVDD = 3.6V					
	Dynamic Performance (12-bit Mode) ⁽²⁾											
HAD33a	Fnyq	Input Signal Bandwidth	_	—	200	kHz	—					

Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature									
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions				
ADC Accuracy (10-bit Mode) – Measurements with External VREF+/VREF- ⁽¹⁾											
HAD20b	Nr	Resolution	10 data bits			bits	—				
HAD21b	INL	Integral Nonlinearity	-3	_	3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V				
HAD22b	DNL	Differential Nonlinearity	> -1	_	< 1	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V				
HAD23b	Gerr	Gain Error	-5	_	6	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V				
HAD24b	EOFF	Offset Error	-1	_	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V				
	AD	C Accuracy (10-bit Mode)	– Measu	irements	s with Int	ernal V	REF+/VREF- ⁽¹⁾				
HAD20b	Nr	Resolution	10 data bits			bits	—				
HAD21b	INL	Integral Nonlinearity	-2	_	2	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
HAD22b	DNL	Differential Nonlinearity	> -1	_	< 1	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
HAD23b	Gerr	Gain Error	-5	_	15	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
HAD24b	EOFF	Offset Error	-1.5		7	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
	Dynamic Performance (10-bit Mode) ⁽²⁾										
HAD33b	Fnyq	Input Signal Bandwidth			400	kHz	_				

TABLE B22B6F ADOMODULE SPECIFICATIONS (10-BIT MODE)

Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

查询TABLE 32-1732 ADG GONVERSION (12-BIT MODE) TIMING REQUIREMENTS

CHARAG	AC CTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature			tated)		
Param No.	Symbol	Characteristic Min Typ Max Units Conditions					
Clock Parameters							
HAD50	TAD	ADC Clock Period ⁽¹⁾	147	_	_	ns	_
Conversion Rate							
HAD56	FCNV	Throughput Rate ⁽¹⁾	_	_	400	Ksps	

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 32-18: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

AC CHARACTERISTICSStandard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +140^{\circ}C$ for High Temperature			ated)				
Param No.	Symbol	Characteristic Min Typ Max Units Condition		Conditions			
Clock Parameters							
HAD50	Tad	ADC Clock Period ⁽¹⁾	104	_	_	ns	—
Conversion Rate							
HAD56	FCNV	Throughput Rate ⁽¹⁾	_	_	800	Ksps	—
Noto 1:	These parameters are characterized but not tested in manufacturing						

Note 1: These parameters are characterized but not tested in manufacturing.

© 2009 Microchip Technology Inc.

查句ESPIC33FJ32MC304供应商

查询33.0IC BACKAGING MEORMATION

28-Lead SPDIP



28-Lead SOIC (.300")



28-Lead QFN-S



44-Lead QFN



44-Lead TQFP

Example



Example




Example



Example




Example



登泊ds IFLACKage Dietails 共应商

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimensior	า Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е	.100 BSC		
Top to Seating Plane	Α	-	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eВ	_	-	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-070B


查询28-Lead Plastic Smar Oftline (SO) – Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









Units		MILLMETERS		
Dimens	ion Limits	MIN	NOM	MAX
Number of Pins	Ν	28		
Pitch	е	1.27 BSC		
Overall Height	А	-	-	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	-	0.30
Overall Width	E	10.30 BSC		
Molded Package Width	E1	7.50 BSC		
Overall Length	D	17.90 BSC		
Chamfer (optional)	h	0.25	-	0.75
Foot Length	L	0.40	-	1.27
Footprint	L1		1.40 REF	
Foot Angle Top	¢	0°	-	8°
Lead Thickness	С	0.18	-	0.33
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052E

with 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		0.65 BSC	
Overall Height	А	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	E		6.00 BSC	
Exposed Pad Width	E2	3.65	3.70	4.70
Overall Length	D		6.00 BSC	
Exposed Pad Length	D2	3.65	3.70	4.70
Contact Width	b	0.23	0.38	0.43
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	К	0.20	—	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-124B

with 0.40 mm Contact Length

For the most current package drawings, please see the Microchip Packaging Specification located at Note: http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units			MILLIM	IETERS
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			4.70
Optional Center Pad Length	T2			4.70
Contact Pad Spacing	C1		6.00	
Contact Pad Spacing	C2		6.00	
Contact Pad Width (X28)	X1			0.40
Contact Pad Length (X28)	Y1			0.85
Distance Between Pads	G	0.25		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2124A

查询dsPIC33FJ32MC304供应商 <mark>44-Lead Plastic Thin Quad Fl</mark>atpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	;
D	imension Limits	MIN	NOM	MAX
Number of Leads N			44	
Lead Pitch	е	0.80 BSC		
Overall Height	A	-	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	ф	0°	3.5°	7°
Overall Width	E	12.00 BSC		
Overall Length	D	12.00 BSC		
Molded Package Width	E1	10.00 BSC		
Molded Package Length	D1	10.00 BSC		
Lead Thickness	С	0.09	_	0.20
Lead Width	b	0.30	0.37	0.45
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

查询dsPIC33FJ32MC304供应商 44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIM	ETERS	
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.80 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2076A

查询dsPIC33FJ32MC304供应商

44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







	Units		MILLIMETERS		
Dimensio	n Limits	MIN	NOM	MAX	
Number of Pins	Ν		44		
Pitch	е	0.65 BSC			
Overall Height	А	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3		0.20 REF		
Overall Width	E		8.00 BSC		
Exposed Pad Width	E2	6.30	6.45	6.80	
Overall Length	D		8.00 BSC		
Exposed Pad Length	D2	6.30	6.45	6.80	
Contact Width	b	0.25	0.30	0.38	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	_	_	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

查询dsPIC33FJ32MC304供应商 44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Г				
Units			MILLIM	IETERS
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е		0.65 BSC	
Optional Center Pad Width	W2			6.80
Optional Center Pad Length	T2			6.80
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Width (X44)	X1			0.35
Contact Pad Length (X44)	Y1			0.80
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103A

查句ESPIC33FJ32MC304供应商

查询APPENDIX AC3 REVISION HISTORY

Revision A (August 2007)

Initial release of this document.

Revision B (March 2008)

This revision includes minor typographical and formatting changes throughout the data sheet text. In addition, redundant information was removed that is now available in the respective chapters of the *"dsPIC33F/PIC24H Family Reference Manual"*, which can be obtained from the Microchip website (www.microchip.com).

The major changes are referenced by their respective section in the following table.

TABLE A-1. MAJOR SECTION OF DATES	TABLE A-1:	MAJOR SECTION UPDATES
-----------------------------------	------------	-----------------------

Section Name	Update Description
"High-Performance, 16-bit Digital Signal Controllers"	Note 1 added to all pin diagrams (see "Pin Diagrams") Add External Interrupts column and Note 4 to the "dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 and dsPIC33FJ128MCX02/X04 Controller Families" table
Section 1.0 "Device Overview"	Updated parameters PMA0, PMA1 and PMD0 through PMPD7 (Table 1-1)
Section 3.0 "Memory Organization"	Updated FAEN bits in Table 4-8
Section 6.0 "Interrupt Controller"	IFS0-IFSO4 changed to IFSx (see Section 6.3.2 "IFSx") IEC0-IEC4 changed to IECx (see Section 6.3.3 "IECx") IPC0-IPC19 changed to IPCx (see Section 6.3.4 "IPCx")
Section 7.0 "Direct Memory Access (DMA)"	Updated parameter PMP (see Table 8-1)
Section 8.0 "Oscillator Configuration"	Updated the third clock source item (External Clock) in Section 8.1.1 "System Clock Sources" Updated TUN<5:0> (OSCTUN<5:0>) bit description (see Register 8-4)
Section 21.0 "10-bit/12-bit Analog-to-Digital Converter (ADC1)"	Added Note 2 to Figure 21-3
Section 27.0 "Special Features"	Added Note 2 to Figure 27-1 Added parameter FICD in Table 27-1 Added parameters BKBUG, COE, JTAGEN and ICS in Table 27-2 Added Note after second paragraph in Section 27.2 "On-Chip Voltage Regulator"

Section Name	Update Description
Section 30.0 "Electrical Characteristics"	Updated Max MIPS for temperature range of -40°C to +125°C in Table 30-1
	Updated typical values in Thermal Packaging Characteristics in Table 30-3
	Added parameters DI11 and DI12 to Table 30-9
	Updated minimum values for parameters D136 (TRW) and D137 (TPE) and removed typical values in Table 30-12
	Added Extended temperature range to Table 30-13
	Updated Note 2 in Table 30-38
	Updated parameter AD63 and added Note 3 to Table 30-42 and Table 30-43

TABLE A-033F MANOR SECTION UPDATES (CONTINUED)

查询Revision FG (Mays 2009) 应商

This revision includes minor typographical and formatting changes throughout the data sheet text.

Global changes include:

- Changed all instances of OSCI to OSC1 and OSCO to OSC2
- Changed all instances of VDDCORE and VDDCORE/ VCAP to VCAP/VDDCORE

The other changes are referenced by their respective section in the following table.

TABLE A-2:	MAJOR SECTION UPDATES
IADLE A-Z:	WAJUR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-bit Digital Signal Controllers"	Updated all pin diagrams to denote the pin voltage tolerance (see "Pin Diagrams").
	Added Note 2 to the 28-Pin QFN-S and 44-Pin QFN pin diagrams, which references pin connections to Vss.
Section 1.0 "Device Overview"	Updated AVDD in the PINOUT I/O Descriptions (see Table 1-1).
Section 2.0 "Guidelines for Getting Started with 16-bit Digital Signal Controllers"	Added new section to the data sheet that provides guidelines on getting started with 16-bit Digital Signal Controllers.
Section 3.0 "CPU"	Updated CPU Core Block Diagram with a connection from the DSP Engine to the Y Data Bus (see Figure 3-1).
	Vertically extended the X and Y Data Bus lines in the DSP Engine Block Diagram (see Figure 3-3).
Section 4.0 "Memory Organization"	Updated Reset value for CORCON in the CPU Core Register Map (see Table 4-1).
	Removed the FLTA1IE bit (IEC3) from the Interrupt Controller Register Map (see Table 4-4).
	Updated bit locations for RPINR25 in the Peripheral Pin Select Input Register Map (see Table 4-24).
	Updated the Reset value for CLKDIV in the System Control Register Map (see Table 4-36).
Section 5.0 "Flash Program Memory"	Updated Section 5.3 "Programming Operations" with programming time formula.
Section 9.0 "Oscillator	Updated the Oscillator System Diagram and added Note 2 (see Figure 9-1).
Configuration"	Updated default bit values for DOZE<2:0> and FRCDIV<2:0> in the Clock Divisor (CLKDIV) Register (see Register 9-2).
	Added a paragraph regarding FRC accuracy at the end of Section 9.1.1 "System Clock Sources".
	Added Note 3 to Section 9.2.2 "Oscillator Switching Sequence".
	Added Note 1 to the FRC Oscillator Tuning (OSCTUN) Register (see Register 9-4).
Section 10.0 "Power-Saving	Added the following registers:
Features"	PMD1: Peripheral Module Disable Control Register 1 (Register 10-1)
	PMD2: Peripheral Module Disable Control Register 2 (Register 10-2)
	PMD3: Peripheral Module Disable Control Register 3 (Register 10-3)

TABLE A-233F MANOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 11.0 "I/O Ports"	Removed Table 11-1 and added reference to pin diagrams for I/O pin availability and functionality.
	Added paragraph on ADPCFG register default values to Section 11.3 "Configuring Analog Port Pins".
	Added Note box regarding PPS functionality with input mapping to Section 11.6.2.1 "Input Mapping" .
Section 18.0 "Serial Peripheral Interface (SPI)"	Added Note 2 and 3 to the SPIxCON1 register (see Register 18-2).
Section 20.0 "Universal	Updated the Notes in the UxMode register (see Register 20-1).
Asynchronous Receiver Transmitter (UART)"	Updated the UTXINV bit settings in the UxSTA register and added Note 1 (see Register 20-2).
Section 21.0 "Enhanced CAN (ECAN™) Module"	Changed bit 11 in the ECAN Control Register 1 (CiCTRL1) to Reserved (see Register 21-1).
Section 22.0 "10-bit/12-bit Analog- to-Digital Converter (ADC1)"	Replaced the ADC1 Module Block Diagrams with new diagrams (see Figure 22-1 and Figure 22-2).
	Updated bit values for ADCS<7:0> and added Notes 1 and 2 to the ADC1 Control Register 3 (AD1CON3) (see Register 22-3).
	Added Note 2 to the ADC1 Input Scan Select Register Low (AD1CSSL) (see Register 22-7).
	Added Note 2 to the ADC1 Port Configuration Register Low (AD1PCFGL) (see Register 22-8).
Section 23.0 "Audio Digital-to-	Updated the midpoint voltage in the last sentence of the first paragraph.
Analog Converter (DAC)"	Updated the voltage swing values in the last sentence of the last paragraph in Section 23.3 "DAC Output Format" .
Section 24.0 "Comparator Module"	Updated the Comparator Voltage Reference Block Diagram (see Figure 24-2).
Section 25.0 "Real-Time Clock and Calendar (RTCC)"	Updated the minimum positive adjust value for CAL<7:0> in the RTCC Calibration and Configuration (RCFGCAL) Register (see Register 25-1).
Section 28.0 "Special Features"	Added Note 1 to the Device Configuration Register Map (see Table 28-1).
	Updated Note 1 in the dsPIC33F Configuration Bits Description (see Table 28-2).

Section Name	Update Description
Section 31.0 "Electrical Characteristics"	Updated Typical values for Thermal Packaging Characteristics (see Table 31-3).
	Updated Min and Max values for parameter DC12 (RAM Data Retention Voltage) and added Note 4 (see Table 31-4).
	Updated Power-Down Current Max values for parameters DC60b and DC60c (see Table 31-7).
	Updated Characteristics for I/O Pin Input Specifications (see Table 31-9).
	Updated Program Memory values for parameters 136, 137 and 138 (renamed to 136a, 137a and 138a), added parameters 136b, 137b and 138b, and added Note 2 (see Table 31-12).
	Added parameter OS42 (GM) to the External Clock Timing Requirements (see Table 31-16).
	Updated Watchdog Timer Time-out Period parameter SY20 (see Table 31-21).
	Removed VOMIN, renamed VOMAX to VO, and updated the Min and Max values in the Audio DAC Module Specifications (see Table 31-44).

查询TABLE 382J32MAGO 陕东西TION UPDATES (CONTINUED)

畫evision (D3 November 2009)

The revision includes the following global update:

• Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits

This revision also includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

TABLE A-3: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-bit Digital Signal Controllers"	Added information on high temperature operation (see "Operating Range: ").
Section 11.0 "I/O Ports"	Changed the reference to digital-only pins to 5V tolerant pins in the second paragraph of Section 11.2 " Open-Drain Configuration ".
Section 20.0 "Universal Asynchronous Receiver Transmitter (UART)"	Updated the two baud rate range features to: 10 Mbps to 38 bps at 40 MIPS.
Section 22.0 "10-bit/12-bit Analog-to-Digital Converter (ADC1)"	Updated the ADC block diagrams (see Figure 22-1 and Figure 22-2).
Section 23.0 "Audio Digital-to-Analog	Removed last sentence of the first paragraph in the section.
Converter (DAC)"	Added a shaded note to Section 23.2 "DAC Module Operation".
	Updated Figure 23-2: "Audio DAC Output for Ramp Input (Unsigned)".
Section 28.0 "Special Features"	Updated the second paragraph and removed the fourth paragraph in Section 28.1 "Configuration Bits" .
	Updated the Device Configuration Register Map (see Table 28-1).
Section 31.0 "Electrical Characteristics"	Updated the Absolute Maximum Ratings for high temperature and added Note 4.
	Removed parameters DI26, DI28 and DI29 from the I/O Pin Input Specifications (see Table 31-9).
	Updated the SPIx Module Slave Mode (CKE = 1) Timing Characteristics (see Figure 31-17).
	Removed Table 31-45: Audio DAC Module Specifications. Original contents were updated and combined with Table 31-44 of the same name.
Section 32.0 "High Temperature Electrical Characteristics"	Added new chapter with high temperature specifications.
"Product Identification System"	Added the "H" definition for high temperature.

查询NDEX3FJ32MC304供应商

Α

A/D Converter	
DMA	
Initialization	
Key Features	
AC Characteristics	352, 392
ADC Module	
ADC Module (10-bit Mode)	
ADC Module (12-bit Mode)	395
Internal RC Accuracy	354
Load Conditions	352, 392
ADC Module	
ADC11 Register Map	54, 55
Alternate Interrupt Vector Table (AIVT)	
Arithmetic Logic Unit (ALU)	
Assembler	
MPASM Assembler	
В	
Barrel Shifter	
Bit-Reversed Addressing	70
Example	

Example	71
Implementation	70
Sequence Table (16-Entry)	71
Block Diagrams	
16-bit Timer1 Module	
A/D Module	
Connections for On-Chip Vol	tage Regulator
Device Clock	
DSP Engine	
dsPIC33FJ32MC302/304,	dsPIC33FJ64MCX02/X04,
	(02/X0416
dsPIC33FJ32MC302/304,	dsPIC33FJ64MCX02/X04,
and dsPIC33FJ128MC>	(02/X04 CPU Core 27
ECAN Module	
Input Capture	
Output Compare	
PLL	
PWM Module	
Quadrature Encoder Interfac	e 223
Reset System	
Shared Port Structure	
SPI	
Timer2 (16-bit)	
Timer2/3 (32-bit)	
UART	
Watchdog Timer (WDT)	

С

C Compilers	
Hi-Tech C	
MPLAB C	
Clock Switching	155
Enabling	
Sequence	
Code Examples	
Erasing a Program Memory Page	81
Initiating a Programming Sequence	
Loading Write Buffers	82
Port Write/Read	
PWRSAV Instruction Syntax	157
Code Protection	
Comparator Module	
Configuration Bits	
Configuration Register Map	
Configuring Analog Port Pins	

CPU	
Control Register	29
CPU Clocking System	146
PLL Configuration	147
Selection	146
Sources	146
Customer Change Notification Service	421
Customer Notification Service	421
Customer Support	421

D

Data Accumulators and Adder/Subtracter
Data Space Write Saturation
Overflow and Saturation
Round Logic
Write Back
Data Address Space
Alignment
Memory Map for dsPIC33FJ128MC202/204 and
dsPIC33FJ64MC202/204 Devices with 8 KB RAM
43
Memory Map for dsPIC33FJ128MC802/804 and
dsPIC33FJ64MC802/804 Devices with 16 KB RAM
44
44 Memory Map for dsPIC33FJ32MC302/304 Devices with
4 KB RAM
Near Data Space
Software Stack
Width
DC Characteristics
Doze Current (IDOZE)
High Temperature
I/O Pin Input Specifications
I/O Pin Output
I/O Pin Output Specifications
Idle Current (IDOZE)
Idle Current (IIDLE)
Operating Current (IDD) 346
Operating MIPS vs. Voltage 390
Power-Down Current (IPD) 348
Power-down Current (IPD) 390
Program Memory 351, 391
Temperature and Voltage 390
Temperature and Voltage Specifications
Thermal Operating Conditions
Demonstration/Development Boards, Evaluation Kits, and
Starter Kits
Development Support
DMA Module
DMA Register Map
DMAC Registers
DMAxCNT
DMAXCON
DMAXPAD
DMAX AD
DMAXTA
DMAXSTA
Doze Mode
DSP Engine
Multiplier 35
E
ECAN Module

A	N MODUle	
	CiBUFPNT1 register	259
	CiBUFPNT2 register	
	CiBUFPNT3 register	

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

查诏限即FENU39P99990C304供应商
CiCEC2 register
CiCFG2 register
CiCTRL1 register
CiCTRL2 register
CiEC register
CiFCTRL register
CiFEN1 register
CiFIFO register
CiFMSKSEL1 register
CiFMSKSEL2 register
CiINTE register
CiINTF register
CiRXFnEID register
CiRXFnSID register
CiRXFUL1 register
CiRXFUL2 register
CiRXMnEID register
CiRXMnSID register
CiRXOVF1 register
CiRXOVF2 register
CiTRmnCON register
CiVEC register
ECAN1 Register Map (C1CTRL1.WIN = 0 or 1)58
ECAN1 Register Map (C1CTRL1.WIN = 0)58
ECAN1 Register Map (C1CTRL1.WIN = 1)59
Frame Types247
Modes of Operation249
Overview
ECAN Registers
Acceptance Filter Enable Register (CiFEN1)
Acceptance Filter Extended Identifier Register n (CiRXF-
~CID) 262
nEID)263
Acceptance Filter Mask Extended Identifier Register n
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID)265
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID)
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID)
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID)
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID)
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID)
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID)
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID)
Acceptance Filter Mask Extended Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251
Acceptance Filter Mask Extended Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFCTRL) 253
Acceptance Filter Mask Extended Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFCTRL) 253 FIFO Status Register (CiFIFO) 254
Acceptance Filter Mask Extended Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFCTRL) 253 FIFO Status Register (CiFIFO) 254 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 259
Acceptance Filter Mask Extended Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFCTRL) 253 FIFO Status Register (CiFIFO) 254 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261
Acceptance Filter Mask Extended Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFCTRL) 253 FIFO Status Register (CiFIFO) 254 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiFMSKSEL2).264
Acceptance Filter Mask Extended Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFCTRL) 253 FIFO Status Register (CiFIFO) 254 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261 Filter 15-8 Mask Selection Register (CiFURKSEL2) 264 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 260
Acceptance Filter Mask Extended Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFCTRL) 253 FIFO Status Register (CiFIFO) 254 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261 Filter 15-8 Mask Selection Register (CiBUFPNT2) 264 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 260 Filter 7-0 Mask Selection Register (CiFMSKSEL1) 263
Acceptance Filter Mask Extended Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFURD) 254 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 260 Filter 7-0 Mask Selection Register (CiBUFPNT3) 260 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260
Acceptance Filter Mask Extended Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 265 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFCTRL) 253 FIFO Status Register (CiFIFO) 254 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 260 Filter 7-0 Mask Selection Register (CiBUFPNT3) 260 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260
Acceptance Filter Mask Extended Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFCTRL) 253 FIFO Status Register (CiFIFO) 254 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT1) 259 Filter 15-8 Mask Selection Register (CiBUFPNT2) 260 Filter 7-0 Mask Selection Register (CiBUFPNT3) 260 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Interrupt Code Register (CiVEC) 252 Interrupt Enable Register (CiNTE) 250
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 265 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFURD) 253 FIFO Status Register (CiFIFO) 254 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261 Filter 15-8 Mask Selection Register (CiFMSKSEL2) 264 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 260 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Interrupt Code Register (CiVEC) 252 Interrupt Enable Register (CiNTE) 256 Interrupt Flag Register (CiNTF) 255
Acceptance Filter Mask Extended Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFURD) 253 FIFO Status Register (CiFIFO) 254 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261 Filter 15-8 Mask Selection Register (CiBUFPNT2) 263 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 260 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Interrupt Code Register (CiVEC) 252 Interrupt Enable Register (CiNTE) 256 Interrupt Flag Register (CiINTF) 255 Receive Buffer Full Register 1 (CiRXFUL1) 266 </td
Acceptance Filter Mask Extended Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFURD) 253 FIFO Status Register (CiFURD) 254 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261 Filter 15-8 Mask Selection Register (CiBUFPNT2) 260 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 260 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Interrupt Code Register (CiVEC) 252 Interrupt Code Register (CiNTE) 256 Interrupt Flag Register (CiINTF) 255 Receive Buffer Full Register 1 (CiRXFUL1) 266
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 265 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFUTRL) 253 FIFO Status Register (CiFUFO) 254 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 260 Filter 4-7 Buffer Pointer Register (CiBUFPNT3) 260 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Interrupt Code Register (CiVEC) 252 Interrupt Enable Register (CiINTE) 256 Interrupt Flag Register (CiINTF) 255 Receive Buffer Full Register 1 (CiRXFUL1) 266 Receive Buffer Full Register 2 (CiRXOVF2) 267
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 265 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFUFO) 253 FIFO Status Register (CiFUFO) 254 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 260 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 260 Filter 7-0 Mask Selection Register (CiBUFPNT3) 263 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Interrupt Code Register (CiVEC) 260 Interrupt Enable Register (CINTE) 255 Receive Buffer Full Register 1 (CiRXFUL1) 266 Receive Buffer Full Register 2 (CiRXOVF2) 267 Receive Buffer Full Register 2 (CiRXOVF1) 267
Acceptance Filter Mask Extended Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFURD) 253 FIFO Status Register (CiFIFO) 254 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 260 Filter 4-7 Buffer Pointer Register (CiBUFPNT3) 260 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Interrupt Code Register (CiINTE) 252 Interrupt Code Register (CiINTF) 255 Receive Buffer Full Register 1 (CiRXFUL1) 266 Receive Buffer Full Register 2 (CiRXOVF2) 267 Receive Buffer Full Register 2 (CiRXOVF1) 267
Acceptance Filter Mask Extended Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFUFO) 253 FIFO Status Register (CiFUFO) 254 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 260 Filter 4-7 Buffer Pointer Register (CiBUFPNT3) 263 Filter 4-7 Buffer Pointer Register (CiBUFPNT3) 260 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Interrupt Code Register (CiINTE) 252 Interrupt Code Register (CiINTF) 255 Receive Buffer Full Register 1 (CiRXFUL1) 266 Receive Buffer Full Register 2 (CiRXOVF2) 267 Receive Buffer Full Register 2 (CiRXOVF1) 267
Acceptance Filter Mask Extended Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFUFO) 253 FIFO Status Register (CiFUFO) 254 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 260 Filter 4-7 Buffer Pointer Register (CiBUFPNT3) 263 Filter 4-7 Buffer Pointer Register (CiBUFPNT3) 263 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Interrupt Code Register (CiINTE) 265 Interrupt Enable Register (CiINTF) 255 Receive Buffer Full Register 1 (CiRXFUL1) 266 Receive Buffer Full Register 2 (CiRXOVF1) 267 Receive Overflow Register 2 (CiRXOVF1) 267
Acceptance Filter Mask Extended Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFURL) 253 FIFO Status Register (CiFIFO) 254 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 260 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 260 Filter 4-7 Buffer Pointer Register (CiBUFPNT3) 261 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Interrupt Code Register (CiINTE) 252 Interrupt Code Register (CiINTF) 255 Receive Buffer Full Register 1 (CiRXFUL1) 266 Receive Buffer Full Register 2 (CiRXOVF1) 267 Receive Buffer Full Register 2 (CiRXOVF1) 267 <td< td=""></td<>
Acceptance Filter Mask Extended Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFUFO) 253 FIFO Status Register (CiFUFO) 254 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 260 Filter 4-7 Buffer Pointer Register (CiBUFPNT3) 263 Filter 4-7 Buffer Pointer Register (CiBUFPNT3) 263 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Interrupt Code Register (CiINTE) 265 Interrupt Enable Register (CiINTF) 255 Receive Buffer Full Register 1 (CiRXFUL1) 266 Receive Buffer Full Register 2 (CiRXOVF1) 267 Receive Overflow Register 2 (CiRXOVF1) 267
Acceptance Filter Mask Extended Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFCTRL) 253 FIFO Status Register (CiFIFO) 254 Filter 12-15 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 260 Filter 7-0 Mask Selection Register (CiBUFPNT3) 260 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Interrupt Code Register (CiVEC) 252 Interrupt Enable Register (CiNTE) 255 Receive Buffer Full Register 1 (CiRXFUL1) 266 Receive Buffer Full Register 2 (CiRXOVF1) 267 Receive Overflow Register (CiRXOVF1) 266 Receive Buffer Full Register 1 (CiRXFUL2) 266 Receive Overflow Register (CiRXOVF1) 267 ECAN Transmit/Rec
Acceptance Filter Mask Extended Identifier Register n 265 Acceptance Filter Mask Standard Identifier Register n 265 Acceptance Filter Standard Identifier Register n (CiRXF- nSID) 262 Baud Rate Configuration Register 1 (CiCFG1) 257 Baud Rate Configuration Register 2 (CiCFG2) 258 Control Register 1 (CiCTRL1) 250 Control Register 2 (CiCTRL2) 251 FIFO Control Register (CiFURD) 253 FIFO Status Register (CiFURD) 254 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 259 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 261 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 260 Filter 4-7 Buffer Pointer Register (CiBUFPNT3) 260 Filter 4-7 Buffer Pointer Register (CiBUFPNT3) 263 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 260 Interrupt Code Register (CiNTE) 252 Interrupt Enable Register (CIINTF) 255 Receive Buffer Full Register 2 (CiRXFUL2) 266 Receive Buffer Full Register 2 (CiRXOVF1) 267 Receive Overflow Register (CiRXOVF1) 267 Receive Overflow Register (CiRXOVF1) 267 Receive Overfl

_	
-	

F
Flash Program Memory77
Control Registers
Operations 78
Programming Algorithm 81
RTSP Operation
Table Instructions77
Flexible Configuration 321
н
High Temperature Electrical Characteristics
1
I/O Ports
Parallel I/O (PIO)
Write/Read Timing
l ² C
Operating Modes
Registers
In-Circuit Debugger
In-Circuit Emulation
In-Circuit Serial Programming (ICSP)
Input Capture 203
Registers 204
Input Change Notification 164
Instruction Addressing Modes67
File Register Instructions
Fundamental Modes Supported
MAC Instructions
MCU Instructions
Move and Accumulator Instructions
Other Instructions
Overview
Summary
Instruction-Based Power-Saving Modes
Idle
Sleep
Internal RC Oscillator
Use with WDT 326
Internet Address 421
Interrupt Control and Status Registers
IECx
IFSx
INTCON1 95
INTCON2
IPCx
Interrupt Setup Procedures
Initialization
Interrupt Disable
Interrupt Service Routine
Trap Service Routine
Interrupts Coincident with Power Save Instructions 158
interrupts coincident with tower dave instructions
J
JTAG Boundary Scan Interface
JTAG Interface
•
M
Memory Organization
Microchip Internet Web Site 421
Modes of Operation
Disable
Initialization
Listen All Messages
Listen Only 249

查询dsP和999月32MC304供应商	249
Modulo Addressing	69
Applicability	70
Operation Example	69
Start and End Address	69
W Address Register Selection	69
Motor Control PWM	209
Motor Control PWM Module	
2-Output Register Map	52
6-Output Register Map	51
MPLAB ASM30 Assembler, Linker, Librarian	340
MPLAB ICD 3 In-Circuit Debugger System	341
MPLAB Integrated Development Environment Softwa	are 339
MPLAB PM3 Device Programmer	342
MPLAB REAL ICE In-Circuit Emulator System	341
MPLINK Object Linker/MPLIB Object Librarian	340
-	

Ν

NVM Module	
Register Map	

Ο

Open-Drain Configuration	
Output Compare	
• •	

Ρ

•
Packaging
Details
Marking
Peripheral Module Disable (PMD)158
PICkit 2 Development Programmer/Debugger and PICkit 2
Debug Express
PICkit 3 In-Circuit Debugger/Programmer and PICkit 3 Debug
Express
Pinout I/O Descriptions (table)
PMD Module
Register Map66
PORTA
Register Map64, 65
PORTB
Register Map65
Power-on Reset (POR)
Power-Saving Features 157
Clock Frequency and Switching 157
Program Address Space 39
Construction72
Data Access from Program Memory Using Program
Space Visibility75
Data Access from Program Memory Using Table Instruc-
tions74
Data Access from, Address Generation73
Memory Map 39
Table Read Instructions
TBLRDH
TBLRDL
Visibility Operation75
Program Memory
Interrupt Vector
Organization
Reset Vector 40
Q
Quadrature Encoder Interface (QEI)
Quadrature Encoder Interface (QEI) Module
Register Map
1 Cogistor Map

Γ.	

R
Reader Response
Register Map
CRC
Dual Comparator 64
Parallel Master/Slave Port 63
Real-Time Clock and Calendar64
Registers
-
AD1CHS0 (ADC1 Input Channel 0 Select
AD1CHS123 (ADC1 Input Channel 1, 2, 3 Select) 282
AD1CON1 (ADC1 Control 1) 277
AD1CON2 (ADC1 Control 2)
AD1CON3 (ADC1 Control 3)
AD1CON4 (ADC1 Control 4)
AD1CSSL (ADC1 Input Scan Select Low)
AD1PCFGL (ADC1 Port Configuration Low)
CiBUFPNT1 (ECAN Filter 0-3 Buffer Pointer) 259
CiBUFPNT2 (ECAN Filter 4-7 Buffer Pointer)
CiBUFPNT3 (ECAN Filter 8-11 Buffer Pointer) 260
CiBUFPNT4 (ECAN Filter 12-15 Buffer Pointer) 26
CiCFG1 (ECAN Baud Rate Configuration 1)
CiCFG2 (ECAN Baud Rate Configuration 2) 258
CiCTRL1 (ECAN Control 1) 250
CiCTRL2 (ECAN Control 2) 25
CiEC (ECAN Transmit/Receive Error Count)
CiFCTRL (ECAN FIFO Control)
CiFEN1 (ECAN Acceptance Filter Enable)
CiFIFO (ECAN FIFO Status) 254
CiFMSKSEL1 (ECAN Filter 7-0 Mask Selection) 263
264
CiINTE (ECAN Interrupt Enable)
CiINTF (ECAN Interrupt Flag)
CiRXFnEID (ECAN Acceptance Filter n Extended Identi
fier) 263
CiRXFnSID (ECAN Acceptance Filter n Standard Identi
fier)
CiRXFUL1 (ECAN Receive Buffer Full 1) 266
CiRXFUL2 (ECAN Receive Buffer Full 2)
CiRXMnEID (ECAN Acceptance Filter Mask n Extended
Identifier) 265
CiRXMnSID (ECAN Acceptance Filter Mask n Standard
Identifier)
CiRXOVF1 (ECAN Receive Buffer Overflow 1) 267
CiRXOVF2 (ECAN Receive Buffer Overflow 2) 267
CiTRBnSID (ECAN Buffer n Standard Identifier) 269
270, 272
CiTRmnCON (ECAN TX/RX Buffer m Control) 268
CiVEC (ECAN Interrupt Code)
CLKDIV (Clock Divisor)
CORCON (Core Control)
DFLTCON (QEI Control) 226
DMACS0 (DMA Controller Status 0) 140
DMACS1 (DMA Controller Status 1) 142
DMAxCNT (DMA Channel x Transfer Count)
DMAxCON (DMA Channel x Control)
DMAxPAD (DMA Channel x Peripheral Address) 139
DMAxREQ (DMA Channel x IRQ Select) 137
DMAxSTA (DMA Channel x RAM Start Address A). 138
DMAxSTB (DMA Channel x RAM Start Address B). 138
DSADR (Most Recent DMA RAM Address) 143
I2CxCON (I2Cx Control)
I2CxMSK (I2Cx Slave Mode Address Mask)
I2CxSTAT (I2Cx Status)
IFS0 (Interrupt Flag Status 0) 100, 107
IFS1 (Interrupt Flag Status 1) 102, 109
IFS2 (Interrupt Flag Status 2) 104, 111
IFS3 (Interrupt Flag Status 3) 105, 112
IFS4 (Interrupt Flag Status 4) 106, 113

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04

查询N599N387692M08104供应商
INTCON2 (Interrupt Control 2)
IPC0 (Interrupt Priority Control 0)
IPC1 (Interrupt Priority Control 1)
IPC11 (Interrupt Priority Control 11)
IPC14 (Interrupt Priority Control 14)
IPC15 (Interrupt Priority Control 15)
IPC16 (Interrupt Priority Control 16)
IPC17 (Interrupt Priority Control 17)
IPC18 (Interrupt Priority Control 18) 129, 130
IPC2 (Interrupt Priority Control 2)
IPC3 (Interrupt Priority Control 3)
IPC4 (Interrupt Priority Control 4)
IPC5 (Interrupt Priority Control 5)
IPC6 (Interrupt Priority Control 6)120
IPC7 (Interrupt Priority Control 7)121
IPC8 (Interrupt Priority Control 8) 122
IPC9 (Interrupt Priority Control 9) 123
NVMCON (Flash Memory Control)
NVMKEY (Nonvolatile Memory Key) 80
OCxCON (Output Compare x Control)
OSCCON (Oscillator Control) 149
OSCTUN (FRC Oscillator Tuning) 153
P1DC3 (PWM Duty Cycle 3)221
PLLFBD (PLL Feedback Divisor)152
PMD1 (Peripheral Module Disable Control Register 1)
159 PMD2 (Peripheral Module Disable Control Register 2)
161 PMD3 (Peripheral Module Disable Control Register 3)
162
PWMxCON1 (PWM Control 1)215
PWMxCON2 (PWM Control 2)
PxDC1 (PWM Duty Cycle 1)221
PxDC2 (PWM Duty Cycle 2) 221
PxDTCON1 (Dead-Time Control 1)217
PxDTCON2 (Dead-Time Control 2)
PxFLTACON (Fault A Control)
PxOVDCON (Override Control)
PxSECMP (Special Event Compare)
PxTCON (PWM Time Base Control). 212, 289, 290, 291
PxTMR (PWM Timer Count Value)
PxTPER (PWM Time Base Period)
QEICON (QEI Control)
RCON (Reset Control)
SPIxCON1 (SPIx Control 1)
SPIxCON2 (SPIx Control 2)231 SPIxSTAT (SPIx Status and Control)228
SFIXSTAT (SFIX Status and Control)
T1CON (Timer1 Control)
TCxCON (Input Capture x Control)
TxCON (Type B Time Base Control)
TyCON (Type C Time Base Control)
UxMODE (UARTx Mode)
UxSTA (UARTx Status and Control)
Reset
Illegal Opcode
Trap Conflict
Uninitialized W Register
Reset Sequence
Resets
S
Serial Peripheral Interface (SPI)
Software Reset Instruction (SWR)
Software Simulator (MPLAB SIM)

CALLL Stack Frame	67
Special Features of the CPU	321
SPI Module	
SPI1 Register Map	
Symbols Used in Opcode Descriptions	332
System Control	
Register Map	65, 66

Т

Temperature and Voltage Specifications	
AC	392
Timer1	195
Timer2/3	197
Timing Characteristics	
CLKO and I/O	355
Timing Diagrams	000
10-bit ADC Conversion (CHPS<1:0> = 01, SIMSAM	- 0
ASAM = 0, SSRC<2:0> = 000)	
10-bit ADC Conversion (CHPS<1:0> = 01, SIMSAM	
ASAM = 1, SSRC<2:0> = 111, SAMC<4:0	
00001)	381
12-bit ADC Conversion (ASAM = 0, SSRC<2:0> = 0	00)
379	
Brown-out Situations	
ECAN I/O	
External Clock	
I2Cx Bus Data (Master Mode)	
I2Cx Bus Data (Slave Mode)	373
I2Cx Bus Start/Stop Bits (Master Mode)	371
I2Cx Bus Start/Stop Bits (Slave Mode)	
Input Capture (CAPx)	
Motor Control PWM	
Motor Control PWM Fault	363
OC/PWM	
Output Compare (OCx)	
QEA/QEB Input	
QEI Module Index Pulse	
Reset, Watchdog Timer, Oscillator Start-up Timer	
Power-up Timer	
SPIx Master Mode (CKE = 0)	
SPIx Master Mode (CKE = 1)	
SPIx Slave Mode (CKE = 0)	
SPIx Slave Mode (CKE = 1)	
Timer1, 2, 3 External Clock	
TimerQ (QEI Module) External Clock	360
Timing Requirements	
ADC Conversion (10-bit mode)	
ADC Conversion (12-bit Mode)	
CLKO and I/O	355
External Clock	353
Input Capture	361
SPIx Master Mode (CKE = 0)	393
SPIx Module Master Mode (CKE = 1)	
SPIx Module Slave Mode (CKE = 0)	
SPIx Module Slave Mode (CKE = 1)	
Timing Specifications	001
10-bit ADC Conversion Requirements	382
12-bit ADC Conversion Requirements	
CAN I/O Requirements	
I2Cx Bus Data Requirements (Master Mode)	
I2Cx Bus Data Requirements (Slave Mode)	3/4
Motor Control PWM Requirements	
Output Compare Requirements	
PLL Clock	
QEI External Clock Requirements	
QEI Index Pulse Requirements	
Quadrature Decoder Requirements	
Reset, Watchdog Timer, Oscillator Start-up Timer, F	'ow-

查询dsPIC399930%C390季快应图Reset Requirements...

337	
Simple OC/PWM Mode Requirements	362
SPIx Master Mode (CKE = 0) Requirements	366
SPIx Master Mode (CKE = 1) Requirements	367
SPIx Slave Mode (CKE = 0) Requirements	368
SPIx Slave Mode (CKE = 1) Requirements	370
Timer1 External Clock Requirements	358
Timer2 External Clock Requirements	359
Timer3 External Clock Requirements	359

U

UART Module	
UART1 Register Map	
Universal Asynchronous Receiver Transmitter (U	ART) 241
Using the RCON Status Bits	

۷

Voltage Regulator (On-Chip)	325
W	
Watchdog Time-out Reset (WDTR)	
Watchdog Timer (WDT)	. 321, 326
Programming Considerations	
WWW Address	421

查句ESPIC33FJ32MC304供应商

查询THEIMICROOHIPIWEBSITE

Microchip provides online support via our WWW site at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers receives e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://support.microchip.com

金EADER RESPONSE共应商

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent				
RE:	Reader Response					
From:	rom: Name					
	Company					
	Address					
	City / State / ZIP / Country					
	Telephone: ()	FAX: ()				
Application (optional):						
Would	l you like a reply?YN					
Devic	e: dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 dsPIC33FJ128MCX02/X04	4 and Literature Number: DS70291D				
Quest	ions:					
1. V	hat are the best features of this document?					
_						
2. H	2. How does this document meet your hardware and software development needs?					
_						
3. D	Do you find the organization of this document easy to follow? If not, why?					
_						
4. W	/hat additions to the document do you think would enhance	ce the structure and subject?				
_						
5. W	/hat deletions from the document could be made without a	affecting the overall usefulness?				
_						
6. Is	there any incorrect or misleading information (what and w	where)?				
_						
7. H	ow would you improve this document?					
_						

查询RRODUCTBIDENT供应ATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Temperature Ran	amily — v Size (K ag (if app age ——] 3)	Examples: a) dsPIC33FJ32MC302-E/SP: Motor Control dsPIC33, 32 KB program memory, 28-pin, Extended temperature, SPDIP package.
Architecture:	33 :	16-bit Digital Signal Controller	
Flash Memory Family:	FJ	Flash program memory, 3.3V	
Product Group:		Motor Control family Motor Control family Motor Control family	
Pin Count:		: 28-pin : 44-pin	
Temperature Range:	E :	 -40°C to+85°C (Industrial) -40°C to+125°C (Extended) -40°C to+140°C (High) 	
Package:	SO ML MM	 Skinny Plastic Dual In-Line - 300 mil body (SPDIP) Plastic Small Outline - Wide - 300 mil body (SOIC) Plastic Quad, No Lead Package - 8x8 mm body (QFN) Plastic Quad, No Lead Package - 6x6x0.9 body (QFN-S) Plastic Thin Quad Flatpack - 10x10x1 mm body (TQFP) 	



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355

Fax: 86-532-8502-7205 China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4080

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

03/26/09