查询dsPIC33FJ64GP306供应商

2009 Microchip Technology Inc.

zsc.com

MICROCHIP

dsPIC33FJXXXGPX06/X08/X10 Data Sheet

High-Performance,

16-Bit Digital Signal Controllers

查询dsPIC33FJ64GP306供应商

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC, SmartShunt and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, nanoWatt XLP, PICkit, PICDEM, PICDEM.net, PICtail, PIC³² logo, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



MICROCHIP dsPIC33FJXXXGPX06/X08/X10

High-Performance, 16-Bit Digital Signal Controllers

Operating Range:

- Up to 40 MIPS operation (at 3.0-3.6V):
 - Industrial temperature range (-40°C to +85°C)

High-Performance DSC CPU:

- · Modified Harvard architecture
- · C compiler optimized instruction set
- · 16-bit wide data path
- · 24-bit wide instructions
- Linear program memory addressing up to 4M instruction words
- · Linear data memory addressing up to 64 Kbytes
- · 83 base instructions: mostly 1 word/1 cycle
- Sixteen 16-bit General Purpose Registers
- Two 40-bit accumulators:
 - With rounding and saturation options
- Flexible and powerful addressing modes:
- Indirect, Modulo and Bit-Reversed
- · Software stack
- 16 x 16 fractional/integer multiply operations
- 32/16 and 16/16 divide operations
- · Single-cycle multiply and accumulate:
- Accumulator write back for DSP operations
- Dual data fetch
- Up to ±16-bit shifts for up to 40-bit data

Direct Memory Access (DMA):

- 8-channel hardware DMA:
- 2 Kbytes dual ported DMA buffer area (DMA RAM) to store data transferred via DMA:
 - Allows data transfer between RAM and a peripheral while CPU is executing code (no cycle stealing)
- · Most peripherals support DMA

Interrupt Controller:

- 5-cycle latency
- · Up to 63 available interrupt sources
- Up to five external interrupts
- Seven programmable priority levels
- · Five processor exceptions

Digital I/O:

- · Up to 85 programmable digital I/O pins
- · Wake-up/Interrupt-on-Change on up to 24 pins
- Output pins can drive from 3.0V to 3.6V
- All digital input pins are 5V tolerant
- · 4 mA sink on all I/O pins

On-Chip Flash and SRAM:

- · Flash program memory, up to 256 Kbytes
- Data SRAM, up to 30 Kbytes (includes 2 Kbytes of DMA RAM):

System Management:

- Flexible clock options:
 - External, crystal, resonator, internal RC
 - Fully integrated PLL
 - Extremely low jitter PLL
- Power-up Timer
- Oscillator Start-up Timer/Stabilizer
- · Watchdog Timer with its own RC oscillator
- · Fail-Safe Clock Monitor
- · Reset by multiple sources

Power Management:

- On-chip 2.5V voltage regulator
- · Switch between clock sources in real time
- · Idle, Sleep and Doze modes with fast wake-up

Timers/Capture/Compare/PWM:

- Timer/Counters, up to nine 16-bit timers:
 - Can pair up to make four 32-bit timers
 - 1 timer runs as Real-Time Clock with external 32.768 kHz oscillator
 - Programmable prescaler
- Input Capture (up to eight channels):
 - Capture on up, down or both edges
 - 16-bit capture input functions
 - 4-deep FIFO on each capture
- Output Compare (up to eight channels):
 - Single or Dual 16-Bit Compare mode
 - 16-bit Glitchless PWM mode

查询dsPIC33FJ64GP306供应商

- Communication Modules:
- 3-wire SPI (up to two modules):
 - Framing supports I/O interface to simple codecs
 - Supports 8-bit and 16-bit data
 - Supports all serial clock formats and sampling modes
- I²C[™] (up to two modules):
 - Full Multi-Master Slave mode support
 - 7-bit and 10-bit addressing
 - Bus collision detection and arbitration
 - Integrated signal conditioning
 - Slave address masking
- UART (up to two modules):
 - Interrupt on address bit detect
 - Interrupt on UART error
 - Wake-up on Start bit from Sleep mode
 - 4-character TX and RX FIFO buffers
 - LIN bus support
 - IrDA® encoding and decoding in hardware
 - High-Speed Baud mode
 - Hardware Flow Control with CTS and RTS
- Data Converter Interface (DCI) module:
 - Codec interface
 - Supports I²S and AC'97 protocols
 - Up to 16-bit data words, up to 16 words per frame
 - 4-word deep TX and RX buffers
- Enhanced CAN (ECAN[™] module) 2.0B active (up to 2 modules):
 - Up to eight transmit and up to 32 receive buffers
 - 16 receive filters and three masks
 - Loopback, Listen Only and Listen All Messages modes for diagnostics and bus monitoring
 - Wake-up on CAN message
 - Automatic processing of Remote Transmission Requests
 - FIFO mode using DMA
 - DeviceNet[™] addressing support

Analog-to-Digital Converters (ADCs):

- · Up to two ADC modules in a device
- 10-bit, 1.1 Msps or 12-bit, 500 ksps conversion:
 - Two, four or eight simultaneous samples
 - Up to 32 input channels with auto-scanning
 - Conversion start can be manual or synchronized with one of four trigger sources
 - Conversion possible in Sleep mode
 - ±1 LSb max integral nonlinearity
 - ±1 LSb max differential nonlinearity

CMOS Flash Technology:

- · Low-power, high-speed Flash technology
- Fully static design
- 3.3V (±10%) operating voltage
- Industrial temperature
- Low-power consumption

Packaging:

- 100-pin TQFP (14x14x1 mm and 12x12x1 mm)
- 80-pin TQFP (12x12x1 mm)
- 64-pin TQFP (10x10x1 mm)

Note: See the device variant tables for exact peripheral features per device.

查询dsPIC33FJ64GP306供应商 dsPIC33F PRODUCT FAMILIES

The dsPIC33F General Purpose Family of devices are ideal for a wide variety of 16-bit MCU embedded applications. The controllers with codec interfaces are well-suited for speech and audio processing applications. The device names, pin counts, memory sizes and peripheral availability of each family are listed below, followed by their pinout diagrams.

dsPIC33F General Purpose Family Controllers


Device	Pins	Program Flash Memory (Kbyte)	RAM (Kbyte) ⁽¹⁾	16-bit Timer	Input Capture	Output Compare Std. PWM	Codec Interface	ADC	UART	SPI	I²C™	Enhanced CAN™	I/O Pins (Max) ⁽²⁾	Packages
dsPIC33FJ64GP206	64	64	8	9	8	8	1	1 ADC, 18 ch	2	2	1	0	53	PT
dsPIC33FJ64GP306	64	64	16	9	8	8	1	1 ADC, 18 ch	2	2	2	0	53	PT
dsPIC33FJ64GP310	100	64	16	9	8	8	1	1 ADC, 32 ch	2	2	2	0	85	PF, PT
dsPIC33FJ64GP706	64	64	16	9	8	8	1	2 ADC, 18 ch	2	2	2	2	53	PT
dsPIC33FJ64GP708	80	64	16	9	8	8	1	2 ADC, 24 ch	2	2	2	2	69	PT
dsPIC33FJ64GP710	100	64	16	9	8	8	1	2 ADC, 32 ch	2	2	2	2	85	PF, PT
dsPIC33FJ128GP206	64	128	8	9	8	8	1	1 ADC, 18 ch	2	2	1	0	53	PT
dsPIC33FJ128GP306	64	128	16	9	8	8	1	1 ADC, 18 ch	2	2	2	0	53	PT
dsPIC33FJ128GP310	100	128	16	9	8	8	1	1 ADC, 32 ch	2	2	2	0	85	PF, PT
dsPIC33FJ128GP706	64	128	16	9	8	8	1	2 ADC, 18 ch	2	2	2	2	53	PT
dsPIC33FJ128GP708	80	128	16	9	8	8	1	2 ADC, 24 ch	2	2	2	2	69	PT
dsPIC33FJ128GP710	100	128	16	9	8	8	1	2 ADC, 32 ch	2	2	2	2	85	PF, PT
dsPIC33FJ256GP506	64	256	16	9	8	8	1	1 ADC, 18 ch	2	2	2	1	53	PT
dsPIC33FJ256GP510	100	256	16	9	8	8	1	1 ADC, 32 ch	2	2	2	1	85	PF, PT
dsPIC33FJ256GP710	100	256	30	9	8	8	1	2 ADC, 32 ch	2	2	2	2	85	PF, PT

Note 1: RAM size is inclusive of 2 Kbytes DMA RAM.


2: Maximum I/O pin count includes pins shared by the peripheral functions.

查询dsPIC33FJ64GP306供应商


Pin Diagrams




查询dsPIC33FJ64GP306供应商




查询dsPIC33FJ64GP306供应商




查询dsPIC33FJ64GP306供应商




查询dsPIC33FJ64GP306供应商




查询dsPIC33FJ64GP306供应商



查询dsPIC33FJ64GP306供应商



查询dsPIC33FJ64GP306供应商



查询dsPIC33FJ64GP306供应商

lap	ne of Contents	
dsPIC	C33F Product Families	
1.0	Device Overview	13
2.0	Guidelines for Getting Started with 16-Bit Digital Signal Controllers	17
3.0	CPU	21
4.0	Memory Organization	33
5.0	Flash Program Memory	71
6.0	Reset	77
7.0	Interrupt Controller	81
8.0	Direct Memory Access (DMA)	127
9.0	Oscillator Configuration	137
10.0	Power-Saving Features	147
11.0	I/O Ports	155
12.0	Timer1	157
13.0		
14.0	Input Capture	165
15.0	Output Compare	167
16.0		
17.0	······································	
18.0	Universal Asynchronous Receiver Transmitter (UART)	185
19.0	Enhanced CAN (ECAN™) Module	191
20.0	Data Converter Interface (DCI) Module	217
21.0	10-Bit/12-Bit Analog-to-Digital Converter (ADC)	225
22.0	Special Features	237
23.0	Instruction Set Summary	245
24.0	Development Support	253
25.0		
26.0	Packaging Information	297
	andix A: Revision History	
Index	<	313
	Microchip Web Site	
Custo	omer Change Notification Service	317
Custo	omer Support	317
	ler Response	
Produ	uct Identification System	319

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

· Microchip's Worldwide Web site; http://www.microchip.com

• Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

查询dsPIC33FJ64GP306供应商 1.0 DEVICE OVERVIEW

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the latest family reference sections of the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

This document contains device specific information for the following devices:

- dsPIC33FJ64GP206
- dsPIC33FJ64GP306
- dsPIC33FJ64GP310
- dsPIC33FJ64GP706
- dsPIC33FJ64GP708
- dsPIC33FJ64GP710
- dsPIC33FJ128GP206
- dsPIC33FJ128GP306
- dsPIC33FJ128GP310
- dsPIC33FJ128GP706
- dsPIC33FJ128GP708
- dsPIC33FJ128GP710
- dsPIC33FJ256GP506
- dsPIC33FJ256GP510
- dsPIC33FJ256GP710


The dsPIC33FJXXXGPX06/X08/X10 General Purpose Family of device includes devices with a wide range of pin counts (64, 80 and 100), different program memory sizes (64 Kbytes, 128 Kbytes and 256 Kbytes) and different RAM sizes (8 Kbytes, 16 Kbytes and 30 Kbytes). This feature makes the family suitable for a wide variety of high-performance digital signal control applications. The device is pin compatible with the PIC24H family of devices, and also share a very high degree of compatibility with the dsPIC30F family devices. This allows for easy migration between device families as may be necessitated by the specific functionality, computational resource and system cost requirements of the application.

The dsPIC33FJXXXGPX06/X08/X10 device family employs a powerful 16-bit architecture that seamlessly integrates the control features of a Microcontroller (MCU) with the computational capabilities of a Digital Signal Processor (DSP). The resulting functionality is ideal for applications that rely on high-speed, repetitive computations, as well as control.

The DSP engine, dual 40-bit accumulators, hardware support for division operations, barrel shifter, 17 x 17 multiplier, a large array of 16-bit working registers and a wide variety of data addressing modes, together provide the dsPIC33FJXXXGPX06/X08/X10 Central Processing Unit (CPU) with extensive mathematical processing capability. Flexible and deterministic interrupt handling, coupled with a powerful array of peripherals, renders the dsPIC33FJXXXGPX06/X08/X10 devices suitable for control applications. Further, Direct Memory Access (DMA) enables overhead-free transfer of data between several peripherals and a dedicated DMA RAM. Reliable, field programmable Flash program memory ensures scalability of applications that use dsPIC33FJXXXGPX06/X08/X10 devices.

Figure 1-1 illustrates a general block diagram of the various core and peripheral modules in the dsPIC33FJXXXGPX06/X08/X10 family of devices. Table 1-1 provides the functions of the various pins illustrated in the pinout diagrams.

查询dsPIC33FJ64GP306供应商 FIGURE 1-1: dsPIC33FJXXXGPX06/X08/X10 GENERAL BLOCI



查询dsPIC33FJ64GP306供应商

PINOUT I/O DESCRIPTIONS TABLE 1-1:

Pin Name	Pin Type	Buffer Type	Description			
AN0-AN31	I	Analog	Analog input channels.			
AVDD	Р	Р	Positive supply for analog modules. This pin must be connected at all times.			
AVss	Р	Р	Ground reference for analog modules.			
CLKI CLKO	I O	ST/CMOS	External clock source input. Always associated with OSC1 pin function. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.			
CN0-CN23	Ι	ST	Input change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.			
COFS CSCK CSDI	I/O I/O I	ST ST ST	Data Converter Interface frame synchronization pin. Data Converter Interface serial clock input/output pin. Data Converter Interface serial data input pin.			
CSDO	0	—	Data Converter Interface serial data output pin.			
C1RX C1TX C2RX C2TX	 0 0	ST — ST —	ECAN1 bus receive pin. ECAN1 bus transmit pin. ECAN2 bus receive pin. ECAN2 bus transmit pin.			
PGED1 PGEC1 PGED2 PGEC2 PGED3 PGEC3	I/O I I/O I I/O I	ST ST ST ST ST ST	Data I/O pin for programming/debugging communication channel 1. Clock input pin for programming/debugging communication channel 1. Data I/O pin for programming/debugging communication channel 2. Clock input pin for programming/debugging communication channel 2. Data I/O pin for programming/debugging communication channel 3. Clock input pin for programming/debugging communication channel 3.			
IC1-IC8	I	ST	Capture inputs 1 through 8.			
INT0 INT1 INT2 INT3 INT4		ST ST ST ST ST	External interrupt 0. External interrupt 1. External interrupt 2. External interrupt 3. External interrupt 4.			
MCLR	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.			
OCFA OCFB OC1-OC8	I I O	ST ST —	Compare Fault A input (for Compare Channels 1, 2, 3 and 4). Compare Fault B input (for Compare Channels 5, 6, 7 and 8). Compare outputs 1 through 8.			
OSC1	1	ST/CMOS	Oscillator crystal input. ST buffer when configured in RC mode;			
OSC2	I/O	—	CMOS otherwise. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.			
RA0-RA7 RA9-RA10	I/O I/O	ST ST	PORTA is a bidirectional I/O port.			
RA12-RA15	I/O	ST				
RB0-RB15	I/O	ST	PORTB is a bidirectional I/O port.			
RC1-RC4 RC12-RC15	I/O I/O	ST ST	PORTC is a bidirectional I/O port.			
RD0-RD15	I/O	ST	PORTD is a bidirectional I/O port.			
RE0-RE7	I/O	ST	PORTE is a bidirectional I/O port.			
RF0-RF8 RF12-RF13	I/O I/O	ST ST	PORTF is a bidirectional I/O port.			

ST = Schmitt Trigger input with CMOS levels;

O = Output; I = Input

查询dsPIC33FJ64GP306供应商 TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

IABLE 1-1:	Pin	Buffer					
Pin Name	Туре	Туре	Description				
RG0-RG3	I/O	ST	PORTG is a bidirectional I/O port.				
RG6-RG9	I/O	ST					
RG12-RG15	I/O	ST					
SCK1	I/O	ST	Synchronous serial clock input/output for SPI1.				
SDI1	Ι	ST	SPI1 data in.				
SDO1	0	_	SPI1 data out.				
SS1	I/O	ST	SPI1 slave synchronization or frame pulse I/O.				
SCK2	I/O	ST	Synchronous serial clock input/output for SPI2.				
SDI2	I	ST	SPI2 data in.				
SDO2	0		SPI2 data out.				
SS2	I/O	ST	SPI2 slave synchronization or frame pulse I/O.				
SCL1	I/O	ST	Synchronous serial clock input/output for I2C1.				
SDA1	I/O	ST	Synchronous serial data input/output for I2C1.				
SCL2	I/O	ST	Synchronous serial clock input/output for I2C2.				
SDA2	I/O	ST	Synchronous serial data input/output for I2C2.				
SOSCI	Ι	ST/CMOS	32.768 kHz low-power oscillator crystal input; CMOS otherwise.				
SOSCO	0	—	32.768 kHz low-power oscillator crystal output.				
TMS	Ι	ST	JTAG Test mode select pin.				
ТСК	I	ST	JTAG test clock input pin.				
TDI	Ι	ST	JTAG test data input pin.				
TDO	0	_	JTAG test data output pin.				
T1CK	Ι	ST	Timer1 external clock input.				
T2CK	I	ST	Timer2 external clock input.				
T3CK	I	ST	Timer3 external clock input.				
T4CK	I	ST	Timer4 external clock input.				
T5CK	I	ST	Timer5 external clock input.				
T6CK	I	ST	Timer6 external clock input.				
T7CK	1	ST	Timer7 external clock input.				
T8CK	1	ST	Timer8 external clock input.				
T9CK	I	ST	Timer9 external clock input.				
U1CTS		ST	UART1 clear to send.				
U1RTS	0		UART1 ready to send.				
U1RX		ST	UART1 receive.				
U1TX	0	-	UART1 transmit.				
U2CTS		ST	UART2 clear to send.				
U2RTS	0		UART2 ready to send.				
U2RX		ST	UART2 receive.				
U2TX	0		UART2 transmit.				
VDD	P		Positive supply for peripheral logic and I/O pins.				
VCAP/VDDCORE	Р		CPU logic filter capacitor connection.				
Vss	Р		Ground reference for logic and I/O pins.				
VREF+	I	Analog	Analog voltage reference (high) input.				
VREF-		Analog	Analog voltage reference (low) input.				
Legend: CMO	S = CMO	S compatible	e input or output; Analog = Analog input; P = Power				

Legend: CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels;

Analog = Analog input; P = Power O = Output; I = Input

查询dsPIC33FJ64GP306供应商

- 2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT DIGITAL SIGNAL CONTROLLERS
 - Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06/X08/X10 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "*dsPIC33F Family Reference Manual*", which is available from the Microchip website (www.microchip.com).

2.1 Basic Connection Requirements

Getting started with the dsPIC33FJXXXGPX06/X08/X10 family of 16-bit Digital Signal Controllers (DSCs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins (regardless if ADC module is not used)

(see Section 2.2 "Decoupling Capacitors")

- VCAP/VDDCORE (see Section 2.3 "Capacitor on Internal Voltage Regulator (VCAP/VDDCORE)")
- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see **Section 2.5 "ICSP Pins**")
- OSC1 and OSC2 pins when external oscillator source is used

(see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins used when external voltage reference for ADC module is implemented

Note:	The	AVdd	and	AVss	pins	mus	st be
	conn	ected	indep	endent	of	the	ADC
	volta	ge refe	rence	source.			


2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1 μ F (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μ F in parallel with 0.001 μ F.
- **Maximizing performance:** On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

查询dsPIC33FJ64GP306供应商 FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION



2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including DSCs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.

2.3 Capacitor on Internal Voltage Regulator (VCAP/VDDCORE)

A low-ESR (< 5 Ohms) capacitor is required on the VCAP/VDDCORE pin, which is used to stabilize the voltage regulator output voltage. The VCAP/VDDCORE pin must not be connected to VDD, and must have a capacitor between 4.7 μ F and 10 μ F, 16V connected to ground. The type can be ceramic or tantalum. Refer to **Section 25.0** "Electrical Characteristics" for additional information.

The placement of this capacitor should be close to the VCAP/VDDCORE. It is recommended that the trace length not exceed one-quarter inch (6 mm). Refer to **Section 22.2** "**On-Chip Voltage Regulator**" for details.

2.4 Master Clear (MCLR) Pin

The $\overline{\text{MCLR}}$ pin provides for two specific device functions:


- Device Reset
- Device programming and debugging

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the $\overline{\text{MCLR}}$ pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor C, be isolated from the $\overline{\text{MCLR}}$ pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.





Ste 1: $R \le 10 \text{ k}\Omega$ is recommended. A suggested starting value is $10 \text{ k}\Omega$. Ensure that the MCLR pin VIH and VIL specifications are met.

查询dsPIC33FJ64GP306供应商 2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial ProgrammingTM (ICSPTM) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes, and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] ICD 2, MPLAB ICD 3, or MPLAB REAL ICE[™].

For more information on ICD 2, ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip website.

- "MPLAB[®] ICD 2 In-Circuit Debugger User's Guide" DS51331
- *"Using MPLAB[®] ICD 2"* (poster) DS51265
- *"MPLAB[®] ICD 2 Design Advisory"* DS51566
- "Using MPLAB[®] ICD 3 In-Circuit Debugger" (poster) DS51765
- "MPLAB[®] ICD 3 Design Advisory" DS51764
- *"MPLAB[®] REAL ICE™ In-Circuit Emulator User's Guide"* DS51616
- "Using MPLAB[®] REAL ICE™" (poster) DS51749


2.6 External Oscillator Pins

Many DSCs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 9.0 "Oscillator Configuration"** for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.

FIGURE 2-3:

SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



查询dsPIC33FJ64GP306供应商

2.7 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to 4 MHz < FIN < 8 MHz to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside this range, the application must start-up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV and PLLDBF to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration word.

2.8 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 2, ICD 3 or REAL ICE is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "digital" pins, by setting all bits in the ADPCFG and ADPCFG2 registers.

The bits in the registers that correspond to the A/D pins that are initialized by MPLAB ICD 2, ICD 3, or REAL ICE, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain A/D pins as analog input pins during the debug session, the user application must clear the corresponding bits in the ADPCFG and ADPCFG2 registers during initialization of the ADC module.

When MPLAB ICD 2, ICD 3 or REAL ICE is used as a programmer, the user application firmware must correctly configure the ADPCFG and ADPCFG2 registers. Automatic initialization of these registers is only done during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

2.9 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic-low state.

Alternatively, connect a 1k to 10k resistor to Vss on unused pins and drive the output to logic low.

查询dsPIC33FJ64GP306供应商 3.0 CPU

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 2. "CPU"** (DS70204) in the *"dsPIC33F Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com).

The dsPIC33FJXXXGPX06/X08/X10 CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for DSP. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space. The actual amount of program memory implemented varies by device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any point.

The dsPIC33FJXXXGPX06/X08/X10 devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can serve as a data, address or address offset register. The 16th working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls.

The dsPIC33FJXXXGPX06/X08/X10 instruction set has two classes of instructions: MCU and DSP. These two instruction classes are seamlessly integrated into a single CPU. The instruction set includes many addressing modes and is designed for optimum C compiler efficiency. For most instructions, the dsPIC33FJXXXGPX06/X08/X10 is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 3-1. The programmer's model for the dsPIC33FJXXXGPX06/X08/X10 is shown in Figure 3-2.

3.1 Data Addressing Overview

The data space can be addressed as 32K words or 64 Kbytes and is split into two blocks, referred to as X and Y data memory. Each memory block has its own independent Address Generation Unit (AGU). The MCU class of instructions operates solely through the X memory AGU, which accesses the entire memory map as one linear data space. Certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y data space boundary is device-specific.

Overhead-free circular buffers (Modulo Addressing mode) are supported in both X and Y address spaces. The Modulo Addressing removes the software boundary checking overhead for DSP algorithms. Furthermore, the X AGU circular addressing can be used with any of the MCU class of instructions. The X AGU also supports Bit-Reversed Addressing to greatly simplify input or output data reordering for radix-2 FFT algorithms.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program to data space mapping feature lets any instruction access program space as if it were data space. The data space also includes 2 Kbytes of DMA RAM, which is primarily used for DMA data transfers, but may be used as general purpose RAM.

3.2 DSP Engine Overview

The DSP engine features a high-speed, 17-bit by 17-bit multiplier, a 40-bit ALU, two 40-bit saturating accumulators and a 40-bit bidirectional barrel shifter. The barrel shifter is capable of shifting a 40-bit value, up to 16 bits right or left, in a single cycle. The DSP instructions operate seamlessly with all other instructions and have been designed for optimal real-time performance. The MAC instruction and other associated instructions can concurrently fetch two data operands from memory while multiplying two W registers and accumulating and optionally saturating the result in the same cycle. This instruction functionality requires that the RAM memory data space be split for these instructions and linear for all others. Data space partitioning is achieved in a transparent and flexible manner through dedicating certain working registers to each address space.


3.3 Special MCU Features


The dsPIC33FJXXXGPX06/X08/X10 features a 17-bit by 17-bit, single-cycle multiplier that is shared by both the MCU ALU and DSP engine. The multiplier can perform signed, unsigned and mixed-sign multiplication. Using a 17-bit by 17-bit multiplier for 16-bit by 16-bit multiplication not only allows you to perform mixed-sign multiplication, it also achieves accurate results for special operations, such as (-1.0) x (-1.0).

The dsPIC33FJXXXGPX06/X08/X10 supports 16/16 and 32/16 divide operations, both fractional and integer. All divide instructions are iterative operations. They must be executed within a REPEAT loop, resulting in a total execution time of 19 instruction cycles. The divide operation can be interrupted during any of those 19 cycles without loss of data.

A 40-bit barrel shifter is used to perform up to a 16-bit, left or right shift in a single cycle. The barrel shifter can be used by both MCU and DSP instructions.

查询dsPIC33FJ64GP306供应商 FIGURE 3-1: dsPIC33FJXXXGPX06/X08/X10 CPU CORE BLOCK DIAGRAM





查询dsPIC33FJ64GP306供应商 3.4 CPU Control Registers

CPU control registers include:

- SR: CPU STATUS REGISTER
- CORCON: CORE CONTROL REGISTER

REGISTER 3-1: SR: CPU STATUS REGISTER

R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0
OA	OB	SA ⁽¹⁾	SB ⁽¹⁾	OAB	SAB	DA	DC
bit 15		•					bit 8
(2)	(2)	(3)					
R/W-0 ⁽²⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	IPL<2:0> ⁽²⁾		RA	N	OV	Z	C
bit 7							bit C
Legend:							
C = Clear only	bit	R = Readable	bit	U = Unimpler	nented bit, read	as '0'	
S = Set only bi	it	W = Writable	bit	-n = Value at	POR		
'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unki	nown		
bit 15	1 = Accumula 0 = Accumula	ator A Overflow tor A overflowe tor A has not o	ed verflowed				
bit 14	1 = Accumula	ator B Overflow itor B overflowe itor B has not o	ed				
bit 13	1 = Accumula	ator A Saturatio itor A is saturat itor A is not sat	ed or has bee		some time		
bit 12	1 = Accumula	ator B Saturatio itor B is saturat itor B is not sat	ed or has bee		some time		
bit 11	1 = Accumula	B Combined A itors A or B hav ccumulators A	e overflowed		bit		
bit 10	1 = Accumula	B Combined Ac itors A or B are ccumulator A o	saturated or	have been sati	urated at some t	time in the past	
	Note: Th	nis bit may be r	ead or cleare	d (not set). Cle	aring this bit wil	I clear SA and	SB.
bit 9	DA: DO Loop						
	1 = DO loop in 0 = DO loop ne						
Note 1: Th	is bit may be re	ad or cleared (not set).				

- 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
- **3:** The IPL<2:0> Status bits are read only when NSTDIS = 1 (INTCON1<15>).

查询dsPIC33	FJ64GP306供应商
REGISTE	R 3-1: SR: CPU STATUS REGISTER (CONTINUED)
bit 8	DC: MCU ALU Half Carry/Borrow bit
	1 = A carry-out from the 4th low-order bit (for byte sized data) or 8th low-order bit (for word sized data) of the result occurred
	 0 = No carry-out from the 4th low-order bit (for byte sized data) or 8th low-order bit (for word sized data) of the result occurred
bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ⁽²⁾
	111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled
	110 = CPU Interrupt Priority Level is 6 (14)
	101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12)
	011 = CPU Interrupt Priority Level is 3 (11)
	010 = CPU Interrupt Priority Level is 2 (10)
	001 = CPU Interrupt Priority Level is 1 (9)
	000 = CPU Interrupt Priority Level is 0 (8)
bit 4	RA: REPEAT Loop Active bit
	1 = REPEAT loop in progress
	0 = REPEAT loop not in progress
bit 3	N: MCU ALU Negative bit
	1 = Result was negative
	0 = Result was non-negative (zero or positive)
bit 2	OV: MCU ALU Overflow bit
	This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude which causes the sign bit to change state.
	 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred
bit 1	Z: MCU ALU Zero bit
	 1 = An operation which affects the Z bit has set it at some time in the past 0 = The most recent operation which affects the Z bit has cleared it (i.e., a non-zero result)
bit 0	C: MCU ALU Carry/Borrow bit
	 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred
Note 1:	This bit may be read or cleared (not set).
2:	The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.

3: The IPL<2:0> Status bits are read only when NSTDIS = 1 (INTCON1<15>).

查询dsPIC33FJ64GP306供应商 REGISTER 3-2: CORCON: CORE CONTROL REGISTER

U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0					
_	—	—	US	EDT ⁽¹⁾		DL<2:0>						
bit 15							bit 8					
				D/0.0		D44/ 0	DAVO					
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0					
SATA bit 7	SATB	SATDW	ACCSAT	IPL3 ¹⁻⁷	PSV	RND						
							bit 0					
Legend:		C = Clear on	v bit									
R = Readab	le bit	W = Writable	•	-n = Value at	POR	'1' = Bit is set						
0' = Bit is cle	eared	'x = Bit is unk	nown	U = Unimple	mented bit, read	d as '0'						
bit 15-13	-	ted: Read as '										
bit 12		tiply Unsigned	-	ol bit								
		ine multiplies a ine multiplies a										
bit 11	-	D Loop Termina	-	,;+(1)								
	•	e executing DO			teration							
	0 = No effect											
bit 10-8	DL<2:0>: DO	Loop Nesting	Level Status b	its								
	111 = 7 do i c	ops active										
	•											
	• 001 = 1 DO lo	op active										
	000 = 0 DO lo	•										
bit 7	SATA: AccA	Saturation Ena	ble bit									
		ator A saturatio										
		ator A saturatio										
bit 6		Saturation Ena										
		ator B saturatio ator B saturatio										
bit 5				ine Saturation	Enable bit							
	SATDW: Data Space Write from DSP Engine Saturation Enable bit 1 = Data space write saturation enabled											
		ce write satura										
bit 4	ACCSAT: Ac	cumulator Satu	ration Mode S	Select bit								
		ration (super s	,									
1.1.0		ration (normal	,									
bit 3		terrupt Priority										
		rrupt priority lev rrupt priority lev	•									
bit 2		n Space Visibil										
–	-	space visible in	•									
		space not visib		се								
bit 1		ng Mode Sele										
		onventional) ro (convergent)										
bit 0	IF: Integer or	Fractional Mul	tiplier Mode S	elect bit								
		ode enabled fo										
	0 = Fractiona	I mode enable	d for DSP mul	tiply ops								

Note 1: This bit will always read as '0'.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

查询dsPIC33FJ64GP306供应商 3.5 Arithmetic Logic Unit (ALU)

The dsPIC33FJXXXGPX06/X08/X10 ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the <u>SR</u> register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the "*dsPIC30F/33F Programmer's Reference Manual*" (DS70157) for information on the SR bits affected by each instruction.

The dsPIC33FJXXXGPX06/X08/X10 CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit-divisor division.

3.5.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier of the DSP engine, the ALU supports unsigned, signed or mixed-sign operation in several MCU multiplication modes:

- 1. 16-bit x 16-bit signed
- 2. 16-bit x 16-bit unsigned
- 3. 16-bit signed x 5-bit (literal) unsigned
- 4. 16-bit unsigned x 16-bit unsigned
- 5. 16-bit unsigned x 5-bit (literal) unsigned
- 6. 16-bit unsigned x 16-bit signed
- 7. 8-bit unsigned x 8-bit unsigned

3.5.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.6 DSP Engine

The DSP engine consists of a high-speed, 17-bit x 17-bit multiplier, a barrel shifter and a 40-bit adder/subtracter (with two target accumulators, round and saturation logic).

The dsPIC33FJXXXGPX06/X08/X10 is a single-cycle, instruction flow architecture; therefore, concurrent operation of the DSP engine with MCU instruction flow is not possible. However, some MCU ALU and DSP engine resources may be used concurrently by the same instruction (e.g., ED, EDAC).

The DSP engine also has the capability to perform inherent accumulator-to-accumulator operations which require no additional data. These instructions are ADD, SUB and NEG.

The DSP engine has various options selected through various bits in the CPU Core Control register (CORCON), as listed below:


- 1. Fractional or integer DSP multiply (IF).
- 2. Signed or unsigned DSP multiply (US).
- 3. Conventional or convergent rounding (RND).
- 4. Automatic saturation on/off for AccA (SATA).
- 5. Automatic saturation on/off for AccB (SATB).
- 6. Automatic saturation on/off for writes to data memory (SATDW).
- 7. Accumulator Saturation mode selection (ACCSAT).

Table 3-1 provides a summary of DSP instructions. A block diagram of the DSP engine is shown in Figure 3-3.

	SUMMARY	
Instruction	Algebraic Operation	ACC Write Back
CLR	A = 0	Yes
ED	$A = (x - y)^2$	No
EDAC	$A = A + (x - y)^2$	No
MAC	A = A + (x * y)	Yes
MAC	$A = A + x^2$	No
MOVSAC	No change in A	Yes
MPY	A = x * y	No
MPY	$A = x^2$	No
MPY.N	A = -x * y	No
MSC	A = A - x * y	Yes

TABLE 3-1: DSP INSTRUCTIONS SUMMARY

查询dsPIC33FJ64GP306供应商 FIGURE 3-3: DSP ENGINE BLOCK DIAGRAM



查询dsPIC33FJ64GP306供应商 3.6.1 MULTIPLIER

The 17-bit x 17-bit multiplier is capable of signed or unsigned operation and can multiplex its output using a scaler to support either 1.31 fractional (Q31) or 32-bit integer results. Unsigned operands are zero-extended into the 17th bit of the multiplier input value. Signed operands are sign-extended into the 17th bit of the multiplier input value. The output of the 17-bit x 17-bit multiplier/scaler is a 33-bit value which is sign-extended to 40 bits. Integer data is inherently represented as a signed two's complement value, where the Most Significant bit (MSb) is defined as a sign bit. Generally speaking, the range of an N-bit two's complement integer is -2^{N-1} to 2^{N-1} - 1. For a 16-bit integer, the data range is -32768 (0x8000) to 32767 (0x7FFF) including 0. For a 32-bit integer, the data is -2,147,483,648 (0x8000 0000) range to 2,147,483,647 (0x7FFF FFFF).

When the multiplier is configured for fractional multiplication, the data is represented as a two's complement fraction, where the MSb is defined as a sign bit and the radix point is implied to lie just after the sign bit (QX format). The range of an N-bit two's complement fraction with this implied radix point is -1.0 to $(1 - 2^{1-N})$. For a 16-bit fraction, the Q15 data range is -1.0 (0x8000) to 0.999969482 (0x7FFF) including 0 and has a precision of 3.01518×10^{-5} . In Fractional mode, the 16 x 16 multiply operation generates a 1.31 product which has a precision of 4.65661×10^{-10} .

The same multiplier is used to support the MCU multiply instructions which include integer 16-bit signed, unsigned and mixed sign multiplies.

The MUL instruction may be directed to use byte or word sized operands. Byte operands will direct a 16-bit result, and word operands will direct a 32-bit result to the specified register(s) in the W array.

3.6.2 DATA ACCUMULATORS AND ADDER/SUBTRACTER

The data accumulator consists of a 40-bit adder/subtracter with automatic sign extension logic. It can select one of two accumulators (A or B) as its pre-accumulation source and post-accumulation destination. For the ADD and LAC instructions, the data to be accumulated or loaded can be optionally scaled via the barrel shifter prior to accumulation.

3.6.2.1 Adder/Subtracter, Overflow and Saturation

The adder/subtracter is a 40-bit adder with an optional zero input into one side, and either true, or complement data into the other input. In the case of addition, the Carry/Borrow input is active-high and the other input is true data (not complemented), whereas in the case of subtraction, the Carry/Borrow input is active-low and the other input is complemented. The adder/subtracter generates Overflow Status bits, SA/SB and OA/OB, which are latched and reflected in the STATUS register:

- Overflow from bit 39: this is a catastrophic overflow in which the sign of the accumulator is destroyed.
- Overflow into guard bits 32 through 39: this is a recoverable overflow. This bit is set whenever all the guard bits are not identical to each other.

The adder has an additional saturation block which controls accumulator data saturation, if selected. It uses the result of the adder, the Overflow Status bits described above and the SAT<A:B> (CORCON<7:6>) and ACCSAT (CORCON<4>) mode control bits to determine when and to what value to saturate.

Six STATUS register bits have been provided to support saturation and overflow; they are:

- 1. OA:
 - AccA overflowed into guard bits
- 2. OB:

AccB overflowed into guard bits

3. SA:

AccA saturated (bit 31 overflow and saturation) or

AccA overflowed into guard bits and saturated (bit 39 overflow and saturation)

4. SB:

AccB saturated (bit 31 overflow and saturation) or

AccB overflowed into guard bits and saturated (bit 39 overflow and saturation)

- 5. OAB:
 - Logical OR of OA and OB
- 6. SAB:

Logical OR of SA and SB

The OA and OB bits are modified each time data passes through the adder/subtracter. When set, they indicate that the most recent operation has overflowed into the accumulator guard bits (bits 32 through 39). The OA and OB bits can also optionally generate an arithmetic warning trap when set and the corresponding Overflow Trap Flag Enable bits (OVATE, OVBTE) in the INTCON1 register (refer to **Section 7.0 "Interrupt Controller"**) are set. This allows the user to take immediate action, for example, to correct system gain.

查询dsPIC33FJ64GP306供应商

The SA and SB bits are modified each time data passes through the adder/subtracter, but can only be cleared by the user. When set, they indicate that the accumulator has overflowed its maximum range (bit 31 for 32-bit saturation or bit 39 for 40-bit saturation) and will be saturated (if saturation is enabled). When saturation is not enabled, SA and SB default to bit 39 overflow and, thus, indicate that a catastrophic overflow has occurred. If the COVTE bit in the INTCON1 register is set, SA and SB bits will generate an arithmetic warning trap when saturation is disabled.

The Overflow and Saturation Status bits can optionally be viewed in the STATUS Register (SR) as the logical OR of OA and OB (in bit OAB) and the logical OR of SA and SB (in bit SAB). This allows programmers to check one bit in the STATUS register to determine if either accumulator has overflowed, or one bit to determine if either accumulator has saturated. This would be useful for complex number arithmetic which typically uses both the accumulators.

The device supports three Saturation and Overflow modes:

1. Bit 39 Overflow and Saturation:

When bit 39 overflow and saturation occurs, the saturation logic loads the maximally positive 9.31 (0x7FFFFFFFF), or maximally negative 9.31 value (0x800000000), into the target accumulator. The SA or SB bit is set and remains set until cleared by the user. This is referred to as 'super saturation' and provides protection against erroneous data or unexpected algorithm problems (e.g., gain calculations).

- Bit 31 Overflow and Saturation: When bit 31 overflow and saturation occurs, the saturation logic then loads the maximally positive 1.31 value (0x007FFFFFFF), or maximally negative 1.31 value (0x008000000), into the target accumulator. The SA or SB bit is set and remains set until cleared by the user. When this Saturation mode is in effect, the guard bits are not used (so the OA, OB or OAB bits are never set).
- 3. Bit 39 Catastrophic Overflow:

The bit 39 Overflow Status bit from the adder is used to set the SA or SB bit, which remains set until cleared by the user. No saturation operation is performed and the accumulator is allowed to overflow (destroying its sign). If the COVTE bit in the INTCON1 register is set, a catastrophic overflow can initiate a trap exception.

3.6.2.2 Accumulator 'Write Back'

The MAC class of instructions (with the exception of MPY, MPY.N, ED and EDAC) can optionally write a rounded version of the high word (bits 31 through 16) of the accumulator that is not targeted by the instruction into data space memory. The write is performed across the X bus into combined X and Y address space. The following addressing modes are supported:

- W13, Register Direct: The rounded contents of the non-target accumulator are written into W13 as a 1.15 fraction.
- [W13]+ = 2, Register Indirect with Post-Increment: The rounded contents of the non-target accumulator are written into the address pointed to by W13 as a 1.15 fraction. W13 is then incremented by 2 (for a word write).

3.6.2.3 Round Logic

The round logic is a combinational block which performs a conventional (biased) or convergent (unbiased) round function during an accumulator write (store). The Round mode is determined by the state of the RND bit in the CORCON register. It generates a 16-bit, 1.15 data value which is passed to the data space write saturation logic. If rounding is not indicated by the instruction, a truncated 1.15 data value is stored and the least significant word is simply discarded.

Conventional rounding zero-extends bit 15 of the accumulator and adds it to the ACCxH word (bits 16 through 31 of the accumulator). If the ACCxL word (bits 0 through 15 of the accumulator) is between 0x8000 and 0xFFFF (0x8000 included), ACCxH is incremented. If ACCxL is between 0x0000 and 0x7FFF, ACCxH is left unchanged. A consequence of this algorithm is that over a succession of random rounding operations, the value tends to be biased slightly positive.

Convergent (or unbiased) rounding operates in the same manner as conventional rounding, except when ACCxL equals 0x8000. In this case, the Least Significant bit (bit 16 of the accumulator) of ACCxH is examined. If it is '1', ACCxH is incremented. If it is '0', ACCxH is not modified. Assuming that bit 16 is effectively random in nature, this scheme removes any rounding bias that may accumulate.

The SAC and SAC.R instructions store either a truncated (SAC), or rounded (SAC.R) version of the contents of the target accumulator to data memory via the X bus, subject to data saturation (see **Section 3.6.2.4 "Data Space Write Saturation"**). For the MAC class of instructions, the accumulator write-back operation will function in the same manner, addressing combined MCU (X and Y) data space though the X bus. For this class of instructions, the data is always subject to rounding.

查询dsPIC33FJ64GP306供应商

3.6.2.4 Data Space Write Saturation

In addition to adder/subtracter saturation, writes to data space can also be saturated but without affecting the contents of the source accumulator. The data space write saturation logic block accepts a 16-bit, 1.15 fractional value from the round logic block as its input, together with overflow status from the original source (accumulator) and the 16-bit round adder. These inputs are combined and used to select the appropriate 1.15 fractional value as output to write to data space memory.

If the SATDW bit in the CORCON register is set, data (after rounding or truncation) is tested for overflow and adjusted accordingly, For input data greater than 0x007FFF, data written to memory is forced to the maximum positive 1.15 value, 0x7FFF. For input data less than 0xFF8000, data written to memory is forced to the maximum negative 1.15 value, 0x8000. The Most Significant bit of the source (bit 39) is used to determine the sign of the operand being tested.

If the SATDW bit in the CORCON register is not set, the input data is always passed through unmodified under all conditions.

3.6.3 BARREL SHIFTER

The barrel shifter is capable of performing up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either of the two DSP accumulators or the X bus (to support multi-bit shifts of register or memory data).

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

The barrel shifter is 40 bits wide, thereby obtaining a 40-bit result for DSP shift operations and a 16-bit result for MCU shift operations. Data from the X bus is presented to the barrel shifter between bit positions 16 to 31 for right shifts, and between bit positions 0 to 16 for left shifts.

查询dsPIC33FJ64GP306供应商 NOTES:

查询dsPIC33FJ64GP306供应商 4.0 MEMORY ORGANIZATION

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 3. "Data Memory" (DS70202) and Section 4. "Program Memory" (DS70203) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The dsPIC33FJXXXGPX06/X08/X10 architecture features separate program and data memory spaces and buses. This architecture also allows the direct access of program memory from the data space during code execution.

4.1 Program Address Space

The program address memory space of the dsPIC33FJXXXGPX06/X08/X10 devices is 4M instructions. The space is addressable by a 24-bit value derived from either the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in Section 4.6 "Interfacing Program and Data Memory Spaces".

User access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space. Memory usage for the dsPIC33FJXXXGPX06/X08/X10 of devices is shown in Figure 4-1.




FIGURE 4-1: PROGRAM MEMORY FOR dsPIC33FJXXXGPX06/X08/X10 DEVICES

查询dsPIC33FJ64GP306供应商 4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement also provides compatibility with data memory space addressing and makes it possible to access data in the program memory space.

4.1.2 INTERRUPT AND TRAP VECTORS

All dsPIC33FJXXXGPX06/X08/X10 devices reserve the addresses between 0x00000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user at 0x000000, with the actual address for the start of code at 0x000002.

dsPIC33FJXXXGPX06/X08/X10 devices also have two interrupt vector tables, located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the many device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the interrupt vector tables is provided in **Section 7.1 "Interrupt Vector Table**".




FIGURE 4-2: PROGRAM MEMORY ORGANIZATION

查询dsPIC33FJ64GP306供应商

4.2 Data Address Space

The dsPIC33FJXXXGPX06/X08/X10 CPU has a separate 16-bit wide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. Data memory maps of devices with different RAM sizes are shown in Figure 4-3 through Figure 4-5.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This arrangement gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility area (see Section 4.6.3 "Reading Data from Program Memory Using Program Space Visibility").

dsPIC33FJXXXGPX06/X08/X10 devices implement a total of up to 30 Kbytes of data memory. Should an EA point to a location outside of this area, an all-zero word or byte will be returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] MCU devices and improve data space memory usage efficiency, the dsPIC33FJXXXGPX06/X08/X10 instruction set supports both word and byte operations. As a consequence of byte accessibility, all effective address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word that contains the byte, using the LSb of any EA to determine which byte to select. The selected byte is placed onto the LSb of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register which matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed; if it occurred on a write, the instruction will be executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A sign-extend instruction (SE) is provided to allow users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, users can clear the MSb of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

4.2.3 SFR SPACE

The first 2 Kbytes of the Near Data Space, from 0x0000 to 0x07FF, is primarily occupied by Special Function Registers (SFRs). These are used by the dsPIC33FJXXXGPX06/X08/X10 core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control, and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'. A complete listing of implemented SFRs, including their addresses, is shown in Table 4-1 through Table 4-34.


Note: The actual set of peripheral features and interrupts varies by the device. Please refer to the corresponding device tables and pinout diagrams for device-specific information.

4.2.4 NEAR DATA SPACE

The 8-Kbyte area between 0x0000 and 0x1FFF is referred to as the Near Data Space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a working register as an Address Pointer.

查询dsPIC33FJ64GP306供应商


FIGURE 4-3: DATA MEMORY MAP FOR dsPIC33FJXXXGPX06/X08/X10 DEVICES WITH 8 KBS RAM



查询dsPIC33FJ64GP306供应商 FIGURE 4-4: DATA MEMORY MAP FOR dsPIC33FJXXXGPX06/X08/X10 DEVICES WITH 16 KB RAM LSB MSB Address Address 16 bits MSB LSB 0x0000 0x0001 2 Kbyte SFR Space SFR Space 8 Kbyte 0x07FE 0x07FF Near 0x0800 0x0801 Data Space X Data RAM (X) 0x1FFF 0x1FFE 0x27FF 16 Kbyte 0x27FE 0x2801 SRAM Space 0x2800 Y Data RAM (Y) 0x3FFF 0x3FFE 0x4001 0x4000 DMA RAM 0x47FF 0x47FE 0x4801 0x4800 0x8001 0x8000 X Data Unimplemented (X) Optionally Mapped into Program Memory 0xFFFF 0xFFFE Т

查询dsPIC33FJ64GP306供应商

FIGURE 4-5: DATA MEMORY MAP FOR dsPIC33FJXXXGPX06/X08/X10 DEVICES WITH 30 KB



查询dsPIC33FJ64GP306供应商

4.2.5 X AND Y DATA SPACES

The core has two data spaces, X and Y. These data spaces can be considered either separate (for some DSP instructions), or as one unified linear address range (for MCU instructions). The data spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X data space is used by all instructions and supports all addressing modes. There are separate read and write data buses for X data space. The X read data bus is the read data path for all instructions that view data space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y data space is used in concert with the X data space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to provide two concurrent data read paths.

Both the X and Y data spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X data space.

All data memory writes, including in DSP instructions, view data space as combined X and Y address space. The boundary between the X and Y data spaces is device-dependent and is not user-programmable.

All effective addresses are 16 bits wide and point to bytes within the data space. Therefore, the data space address range is 64 Kbytes, or 32K words, though the implemented memory locations vary by device.

4.2.6 DMA RAM

Every dsPIC33FJXXXGPX06/X08/X10 device contains 2 Kbytes of dual ported DMA RAM located at the end of Y data space. Memory locations is part of Y data RAM and is in the DMA RAM space are accessible simultaneously by the CPU and the DMA controller module. DMA RAM is utilized by the DMA controller to store data to be transferred to various peripherals using DMA, as well as data transferred from various peripherals using DMA. The DMA RAM can be accessed by the DMA controller without having to steal cycles from the CPU.

When the CPU and the DMA controller attempt to concurrently write to the same DMA RAM location, the hardware ensures that the CPU is given precedence in accessing the DMA RAM location. Therefore, the DMA RAM provides a reliable means of transferring DMA data without ever having to stall the CPU.

Note: DMA RAM can be used for general purpose data storage if the DMA function is not required in an application.

SFR Name SFR Bit 15 Bit																
	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0000						-	Working Register 0	gister 0								0000
0002						-	Working Register 1	gister 1								0000
0004						-	Working Register 2	gister 2								0000
0006						-	Working Register 3	gister 3								0000
0008						-	Working Register 4	gister 4								0000
000A						-	Working Register 5	gister 5								0000
000C						-	Working Register 6	gister 6								0000
000E						-	Working Register 7	gister 7								0000
0010							Working Register 8	gister 8								0000
0012							Working Register 9	gister 9								0000
0014						>	Working Register 10	pister 10								0000
0016						>	Working Register 11	gister 11								0000
0018						>	Working Register 12	pister 12								0000
001A						>	Working Register 13	gister 13								0000
001C						>	Working Register 14	gister 14								0000
001E						~	Working Register 15	gister 15								0800
0020						Stac	k Pointer Li	Stack Pointer Limit Register								XXXX
0022						Accumu	lator A Low	Accumulator A Low Word Register	ster							0000
0024						Accumu	lator A High	Accumulator A High Word Register	ster							0000
0026						Accumula	ator A Uppe	Accumulator A Upper Word Register	ister							0000
0028						Accumu	lator B Low	Accumulator B Low Word Register	ster							0000
002A						Accumu	lator B High	Accumulator B High Word Register	ster							0000
002C						Accumula	ator B Uppe	Accumulator B Upper Word Register	ister							0000
002E						Program	Counter Lo	Program Counter Low Word Register	jister							0000
0030		1	I	I	I	I	Ι			Prograr	n Counter H	Program Counter High Byte Register	egister			0000
		1	I	I	I	I	I			Table P	age Addres	Table Page Address Pointer Register	egister			0000
0034	1	1	1	I	I	I	Ι		Progra	Program Memory Visibility Page Address Pointer Register	Visibility Pa	ge Address	Bointer Re	egister		0000
0036						Repe	at Loop Cou	Repeat Loop Counter Register	er.							XXXX
0038							DCOUNT<15:0>	<15:0>								XXXX
003A						DOST	DOSTARTL<15:1>	<u>^</u>							0	XXXX
DOSTARTH 003C				I			I	Ι	I			DOSTARTH<5:0>	TH<5:0>			00xx
003E						DOE	DOENDL<15:1>	^							0	XXXX
I		I	I	I	I		I			•	•	DOENDH	HDH			00xx
OA	OB	SA	SB	OAB	SAB	DA	ВС	IPL2	IPL1		RA	z	ov	Z	c	0000
0044			SN	EDT		DL<2:0>		SATA	SATB	SATDW	ACCSAT	IPL3	PSV	GNA	ш	0020
0046 XMODEN YMC	YMODEN				BWM	BWM<3:0>			YWM<3:0>	<3:0>			XWM<3:0>	<3:0>		0000
0048						X	XS<15:1>								0	XXXX
004A						×	XE<15:1>								1	XXXX
004C						7	YS<15:1>								0	XXXX
004E						7	YE<15:1>								1	XXXX

DS70286C-page 40

CPU CORE REGISTERS MAP (CONTINUED) **TABLE 4-1**:

查询d	sPIC	33	BF.	J64	4G	P306供应商
	All Resets	XXXX	XXXX	0000	0000	
	Bit 0			RL_BSR	RL_SSR	
	Bit 1			IR_BSR	IR_SSR	
	Bit 2			IW_BSR	IW_SSR	
	Bit 3			I	Ι	
	Bit 4			Ι	Ι	
	Bit 5		Register	Ι	I	
	Bit 6		Disable Interrupts Counter Register	Ι	Ι	
	Bit 7	XB<14:0>	e Interrupts	I	I	mal.
	Bit 8		Disabl	Ι	Ι	r hexadeci
	Bit 9			Ι	-	re shown ir
UED)	Bit 10			I	Ι	'o'. Reset values are shown in hexadecimal
CONTIN	Bit 11			Ι	I	as 'o'. Res
MAP (C	Bit 12			Ι	Ι	ented, read
STERS	Bit 13			I	I	unimpleme
E REGI	Bit 14		Ι	Ι	I	Reset, — =
CPU CORE REGISTERS MAP (CONTINUED)	Bit 15	BREN	I	I	I	x = unknown value on Reset, — = unimplemented, read as
1: C	SFR Addr	0050	0052	0570	0752	× = unkno
TABLE 4-1:	SFR Name	XBREV	DISICNT	BSRAM	SSRAM	Legend:

查询dsPIC33FJ64GP306供应商

_ •	<u> </u>	-		- 0		
	All Resets	0000	0000	0000	0000	
	Bit 0	CNOIE	CN16IE	CNOPUE	CN16PUE	
	Bit 1	CN1IE CN0IE	CN17IE	CN1PUE	CN17PUE	
	Bit 2	CN2IE	CN18IE	CN2PUE	CN18PUE	
	Bit 3	CN3IE	CN23IE CN22IE CN21IE CN20IE CN19IE CN18IE CN17IE CN16IE	CN3PUE	CN23PUE CN22PUE CN21PUE CN20PUE CN19PUE CN18PUE CN17PUE CN16PUE 0000	
	Bit 4	CN4IE	CN20IE	CN4PUE	CN20PUE	
VICES	Bit 5	CN7IE CN6IE CN5IE CN4IE	CN21IE	CN5PUE	CN21PUE	
X10 DEV	Bit 6	CN6IE	CN22IE	CN6PUE	CN22PUE	
XXXGP	Bit 7	CN7IE	CN23IE	CN7PUE	CN23PUE	-
PIC33FJ	Bit 8	CN8IE	Ι	CN8PUE	Ι	-
OR dsF	Bit 9	CN9IE	-	CN9PUE	-	-
RAP F	Bit 11 Bit 10 Bit 9	CN10IE	-	CN10PUE	-	
GISTEF	Bit 11	CN11IE		CN11PUE		
FION RE	Bit 12	CN12IE		CN12PUE		
TIFICA	Bit 13	CN13IE	Ι	CN13PUE	Ι	
NGE NO	Bit 15 Bit 14	CN14IE	Ι	CN14PUE	Ι	C
TABLE 4-2: CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJXXXGPX10 DEVICES	Bit 15	CNENI 0060 CN15IE CN14IE CN13IE CN12IE CN11IE CN10IE CN9IE	I	CNPUT 0068 CN15PUE CN12PUE CN13PUE CN12PUE CN11PUE CN10PUE CN9PUE CN8PUE CN7PUE CN7PUE CN6PUE CN2PUE CN2PUE CN2PUE CN1PUE CN0PUE 0000	I	•
4-2:	SFR Addr	0900	0062	0068	006A	
TABLE	SFR S Name A	CNEN1	CNEN2 0062	CNPU1	CNPU2 006A	-

 — = unimplemented, read as '0'. Reset values are shown in hexadecimal. x = unknown value on Reset, Legend:

CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJXXXGPX08 DEVICES TABLE 4-3:

All tesets	0000	0000	0000	0000	
Bit 0 R			CN0PUE	CN16PUE	
Bit 1	CN1IE	CN17IE	CN1PUE	CN17PUE	
Bit 2	CN2IE	CN18IE	CN2PUE	CN18PUE	
Bit 3	CN3IE	CN19IE	CN3PUE	CN19PUE	
Bit 4	CN4IE	CN20IE	CN4PUE	CN20PUE	
Bit 5	CN5IE	CN21IE	CN5PUE	CN21PUE	
Bit 6	CN6IE	Ι	CN6PUE	Ι	
Bit 7	CN7IE	Ι	CN7PUE	Ι	ecimal.
Bit 8	CN8IE	Ι	CN8PUE	Ι	vn in hexad
Bit 9	CN9IE	-	CN9PUE	-	es are show
Bit 10	CN10IE		CN10PUE		Reset valu
Bit 11	CN11IE		CN11PUE		read as 'o'.
Bit 12	CN12IE	-	CN12PUE	-	plemented,
Bit 13	CN13IE	Ι	CN13PUE	Ι	t, — = unim
Bit 14	CN14IE	-	CN14PUE	-	ue on Rese
	CN15IE	Ι	CN15PUE	Ι	Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.
SFR Addr	0900	0062	0068	006A	n = x
SFR Name	CNEN1	CNEN2	CNPU1	CNPU2	Legend:
		SFR Addr Bit 15 Bit 14 Bit 13 Bit 11 Bit 10 Bit 30 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 1 0060 CN15IE CN14IE CN12IE CN11IE CN10IE CN9IE CN8IE CN7IE CN6IE CN6IE CN4IE CN2IE CN2IE CN1IE CN0IE	SFR Addr Bit 15 Bit 13 Bit 13 Bit 13 Bit 14 Bit 13 Bit 13 Bit 14 Bit 2 Bit 1 Bit 1 Bit 10 Bit 3 Bit 3	SFR dddrBit 15Bit 13Bit 13Bit 13Bit 14Bit 13Bit 14Bit 15Bit 2Bit 3Bit 3 <th< th=""><th>FFR NameBit 15Bit 14Bit 13Bit 15Bit 14Bit 16Bit 15Bit 15Bit 15Bit 15Bit 15Bit 16Bit 15Bit 16Bit 16<th< th=""></th<></th></th<>	FFR NameBit 15Bit 14Bit 13Bit 15Bit 14Bit 16Bit 15Bit 15Bit 15Bit 15Bit 15Bit 16Bit 15Bit 16Bit 16 <th< th=""></th<>

CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJXXXGPX06 DEVICES TABLE 4-4:

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 11 Bit 10	Bit 9	Bit 8	Bit 7	Bit 7 Bit 6	Bit 5	Bit 4	Bit 3	Bit 2 Bit 1	Bit 1	Bit 0	All Resets
CNEN1	0900	0060 CN15IE CN14IE CN13IE CN12IE	CN14IE	CN13IE	CN12IE	ΰ	V11IE CN10IE CN9IE	CN9IE	CN8IE	CN7IE	CN7IE CN6IE CN5IE CN4IE CN3IE CN2IE CN1IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CNOIE	0000
CNEN2 0062	0062		I	-	I	I	I	I		I	I	CN21IE CN20IE	CN20IE	I	CN18IE	CN18IE CN17IE CN16IE		0000
CNPU1	0068	0068 CN15PUE CN14PUE CN13PUE CN12PUE CN	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	111PUE CN10PUE CN9PUE CN8PUE CN7PUE CN6PUE CN5PUE CN4PUE CN3PUE CN2PUE CN1PUE CN0PUE 0000	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CNOPUE	0000
CNPU2 006A	006A		I	-	I	I	I	I		I	1	CN21PUE	CN21PUE CN20PUE	I	CN18PUE	CN18PUE CN17PUE CN16PUE 0000	CN16PUE	0000

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal Legend:

	11																
Bit 15		Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NSTDIS		OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIVOERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	1	0000
ALTIVT		DISI		Ι	Ι				Ι	-		INT4EP	INT3EP	INT2EP	INT1EP	INTOEP	0000
Ι		DMA11F	AD1IF	U1TXIF	U1RXIF	SPI11F	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T11F	OC1IF	IC1IF	INTOIF	0000
U2TXIF	ш	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	IC8IF	IC7IF	AD2IF	INT1IF	CNIF	Ι	MI2C1IF	SI2C1IF	0000
TGIF		DMA4IF		OC8IF	OC7IF	OC6IF	OC5IF	IC6IF	IC5IF	IC4IF	IC3IF	DMA3IF	C1IF	C1RXIF	SP12IF	SPI2EIF	0000
Ι			DMA5IF	DCIIF	DCIEIF		I	C2IF	C2RXIF	INT4IF	INT3IF	T9IF	T8IF	MI2C2IF	SI2C2IF	T7IF	0000
Ι		I	I	1	I			I	C2TXIF	C1TXIF	DMA7IF	DMA6IF	I	U2EIF	U1EIF	I	0000
		DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SP11EIE	T3IE	T2IE	OC2IE	IC2IE	DMAOIE	T1IE	OC1IE	IC1IE	INTOIE	0000
U2TXIE	<	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	IC8IE	IC7IE	AD2IE	INT11E	CNIE	Ι	MI2C1IE	SI2C1IE	0000
TGIE	ш	DMA4IE		OC8IE	OC7IE	OC6IE	OC5IE	IC6IE	IC5IE	IC4IE	IC3IE	DMA3IE	C1IE	C1RXIE	SPI2IE	SPI2EIE	0000
Ι			DMA5IE	DCIIE	DCIEIE		I	C2IE	C2RXIE	INT4IE	INT3IE	T9IE	T8IE	MI2C2IE	SI2C2IE	T7IE	0000
I				Ι	Ι				C2TXIE	C1TXIE	DMA7IE	DMA6IE	Ι	U2EIE	U1EIE	1	0000
			T1IP<2:0>		I	0	OC1IP<2:0>	^	I		IC1IP<2:0>		Ι	2	NT0IP<2:0>		4444
I	-		T2IP<2:0>		I	C	0C2IP<2:0>	٨	Ι		IC2IP<2:0>		Ι	D	DMA0IP<2:0>		4444
			U1RXIP<2:0>	<u> </u>	I	S	SPI1IP<2:0>	٨	I	5	SPI1EIP<2:0>	4	Ι		T3IP<2:0>		4444
I				Ι	I	D	DMA1IP<2:0>	^C	I		AD11P<2:0>	^	Ι	n	U1TXIP<2:0>		0444
1			CNIP<2:0>		I		I		I	J	MI2C1IP<2:0>	6	Ι	IS	SI2C1IP<2:0>		4044
	1		IC8IP<2:0>	_	I	-	IC7IP<2:0>	^	I		AD2IP<2:0>	^	Ι	2	INT1IP<2:0>		4444
	1		T4IP<2:0>		I	0	0C4IP<2:0>	^	I		OC3IP<2:0>	^	Ι	JQ	DMA2IP<2:0>		4444
			U2TXIP<2:0>	<u>^</u>	I	Ū.	U2RXIP<2:0>	<u>^</u>	I		INT2IP<2:0>	^	I		T5IP<2:0>		4444
	1		C1IP<2:0>		I	C	C1RXIP<2:0>	4	I		SPI2IP<2:0>	^	Ι	SF	SPI2EIP<2:0>		4444
'	1		IC5IP<2:0>		Ι	-	IC4IP<2:0>	^	Ι		IC3IP<2:0>		Ι	D	DMA3IP<2:0>		4444
'	1		0C7IP<2:0>	^		C	OC6IP<2:0>	٨	Ι		OC5IP<2:0>	^	Ι	_	IC6IP<2:0>		4444
'	1		T6IP<2:0>		I	D	DMA4IP<2:0>	<c< td=""><td>Ι</td><td>Ι</td><td>-</td><td>Ι</td><td>Ι</td><td>0</td><td>OC8IP<2:0></td><td></td><td>4404</td></c<>	Ι	Ι	-	Ι	Ι	0	OC8IP<2:0>		4404
	I		T8IP<2:0>			M.	MI2C2IP<2:0>	<0	Ι		SI2C2IP<2:0>	<	Ι		T7IP<2:0>		4444
	1	J	C2RXIP<2:0>	<u>^</u>	I	-	INT4IP<2:0>	^	I		INT3IP<2:0>	۸	Ι		T9IP<2:0>		4444
1	-	1	DCIEIP<2:0>	4	I		I		Ι	Ι	-	Ι	Ι		C2IP<2:0>		4004
I	-	Ι	Ι	Ι	I		I		Ι	1	DMA5IP<2:0>	<	Ι		DCIIP<2:0>		0044
I			1	Ι	I		U2EIP<2:0>	۸	Ι		U1EIP<2:0>	^	Ι	Ι	Ι	I	0440
I	1	0	C2TXIP<2:0>	<		С	C1TXIP<2:0>	<	Ι	1	DMA7IP<2:0>	<	Ι	DI	DMA6IP<2:0>		4444
	1	I				II R<3.0>	< <u>0</u>		I			ΝF	VECNI IM<6.0>				0000

© 2009 Microchip Technology Inc.

查	询ds	PI	C3:	3F.	J64	4GI	P3(06⁄	供	Ŵ	琦																						
	All Resets	XXXX	FFFF	0000	XXXX	XXXXX	XXXX	FFFF	FFFF	0000	0000	XXXX	XXXX	XXXX	FFFF	FFFF	0000	0000	XXXX	XXXX	XXXX	FFFF	FFFF	0000	0000	XXXXX	XXXX	XXXX	FFFF	FFFF	0000	0000	
	Bit 0			I						Ι	Ι						Ι	Ι						I	Ι						Ι	I	
	Bit 1			TCS						TCS	TCS						TCS	TCS						TCS	TCS						TCS	TCS	
	Bit 2			TSYNC																											-	I	
	Bit 3			1						T32	I						T32	1						T32	Ι						T32	I	
	Bit 4			<1:0>						<1:0>	<1:0>						<1:0>	<1:0>						<1:0>	<1:0>						<1:0>	<1:0>	
	Bit 5			TCKPS<1:0>		ly)				TCKPS<1:0>	TCKPS<1:0>						TCKPS<1:0>	TCKPS<1:0>						TCKPS<1:0>	TCKPS<1:0>						TCKPS<1:0>	TCKPS<1:0>	
	Bit 6			TGATE		Timer3 Holding Register (for 32-bit timer operations only)				TGATE	TGATE		Timer5 Holding Register (for 32-bit operations only)				TGATE	TGATE		Timer7 Holding Register (for 32-bit operations only)				TGATE	TGATE		Timer9 Holding Register (for 32-bit operations only)				TGATE	TGATE	
	Bit 7	tegister	egister 1		tegister	32-bit timer o	tegister	egister 2	egister 3	-	I	tegister	or 32-bit ope	tegister	egister 4	egister 5	I	-	tegister	or 32-bit ope	tegister	egister 6	gister 7			legister	or 32-bit ope	tegister	egister 8	egister 9	-	I	scimal.
	Bit 8	Timer1 Register	Period Register 1	1	Timer2 Register	Register (for :	Timer3 Register	Period Register 2	Period Register 3	1	1	Timer4 Register	g Register (f	Timer5 Register	Period Register 4	Period Register 5	1	1	Timer6 Register	g Register (f	Timer7 Register	Period Register 6	Period Register 7		1	Timer8 Register	g Register (f	Timer9 Register	Period Register 8	Period Register 9	1	1	. Reset values are shown in hexadecimal.
	Bit 9					er3 Holding F				1	1		mer5 Holdin				1	1		mer7 Holdin					1		mer9 Holdin					1	es are show
	Bit 10			I		Time					I		Ŧ				I			Ŧ				1			Т				Ι	I	Reset valu
	Bit 11			Ι						1	I						I	1						I	Ι						1	1	
AP	Bit 12			1						1	I						I	1						1	1						1	1	plemented,
TIMER REGISTER MAP	Bit 13			TSIDL						TSIDL	TSIDL						TSIDL	TSIDL						TSIDL	TSIDL						TSIDL	TSIDL	\mathbf{x} = unknown value on Reset, — = unimplemented, read as 'o
R REGI	Bit 14			I							I						I							I								I	ue on Rese
TIME	Bit 15			TON						TON	TON						TON	TON						TON	TON						TON	TON	nknown val
4-6:	SFR Addr	0100	0102	0104	0106	0108	010A	010C	010E	0110	0112	0114	0116	0118	011A	011C	011E	0120	0122	0124	0126	0128	012A	012C	012E	0130	0132	0134	0136	0138	013A	013C	n = x
TABLE 4-6:	SFR Name	TMR1	PR1	T1CON	TMR2	TMR3HLD	TMR3	PR2	PR3	T2CON	T3CON	TMR4	TMR5HLD	TMR5	PR4	PR5	T4CON	T5CON	TMR6	TMR7HLD	TMR7	PR6	PR7	T6CON	T7CON	TMR8	TMR9HLD	TMR9	PR8	PR9	T 8CON	T9CON	Legend:

TABLE 4-7:		INPUT CAPTURE REGISTER MAP	SAPTU	RE REC	SISTER	MAP												,
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1BUF	0140								Input 1 Cé	Input 1 Capture Register	er							XXXX
IC1CON	0142	Ι	Ι	ICSIDL					Ι	ICTMR	ICI<1:0>	<0:	ICOV	ICBNE		ICM<2:0>		0000
IC2BUF	0144								Input 2 Cá	Input 2 Capture Register	er							XXXXX
IC2CON	0146	Ι	Ι	ICSIDL					Ι	ICTMR	ICI<1:0>	<0:	ICOV	ICBNE		ICM<2:0>		0000
IC3BUF	0148								Input 3 Cé	Input 3 Capture Register	er							XXXXX
IC3CON	014A	Ι	Ι	ICSIDL					Ι	ICTMR	ICI<1:0>	<0:	ICOV	ICBNE		ICM<2:0>		0000
IC4BUF	014C								Input 4 C ²	Input 4 Capture Register	er							XXXX
IC4CON	014E	Ι	Ι	ICSIDL					Ι	ICTMR	ICI<1:0>	<0:	ICOV	ICBNE		ICM<2:0>		0000
IC5BUF	0150								Input 5 C ²	Input 5 Capture Register	er							XXXX
IC5CON	0152	Ι	Ι	ICSIDL					Ι	ICTMR	ICI<1:0>	<0:	ICOV	ICBNE		ICM<2:0>		0000
IC6BUF	0154								Input 6 C	Input 6 Capture Register	er							XXXX
ICECON	0156		Ι	ICSIDL		Ι	Ι	-	Ι	ICTMR	ICI<1:0>	<0:	ICOV	ICBNE		ICM<2:0>		0000
IC7BUF	0158								Input 7 Ca	Input 7 Capture Register	er							XXXX
IC7CON	015A	Ι	Ι	ICSIDL		Ι	Ι	Ι	Ι	ICTMR	ICI<1:0>	<0:	ICOV	ICBNE		ICM<2:0>		0000
IC8BUF	015C								Input 8 Ca	Input 8 Capture Register	er							XXXX
IC8CON	015E	I	Ι	ICSIDL	Ι		Ι	Ι	Ι	ICTMR	ICI<1:0>	<0:	ICOV	ICBNE		ICM<2:0>		0000
Legend:	× = unkne	\mathbf{x} = unknown value on Reset, — = unimplemented, read	n Reset, -	— = unimple	emented, re		as '0'. Reset values are shown in hexadecimal.	es are sho	wn in hexa	decimal.								

查询dsPIC33FJ64GP306供应商

查询dsPIC33FJ64GP306供应商

All Resets	0000	OOFF	0000	1000	0000	0000		
Bit 0 F				SEN	TBF			
Bit 1				RSEN	RBF			
Bit 2				PEN	R_W			
Bit 3	tegister	Register	Register	RCEN	s			
Bit 4	Receive Register	Transmit Register	Baud Rate Generator Register	ACKEN	٩	Register	sk Register	
Bit 5			Baud Rate	ACKDT ACKEN	D_A	Address Register	Address Mask Register	
Bit 6				GCEN STREN	I2COV		1	
Bit 7				GCEN	IWCOL			lal.
Bit 8	1	Ι		SMEN	ADD10			hexadecim
Bit 9	I	I	Ι	DISSLW	GCSTAT ADD10			e shown in
Bit 10	I	I	I	A10M DISSLW	BCL	Ι	Ι	et values ar
Bit 11	I	I	I	IPMIEN	I	Ι	I	as '0'. Reset values are shown in hexadecimal
Bit 12	I	I	I	SCLREL	I	Ι	I	inted. read
Bit 13	I	I	I	I2CSIDL	I	Ι	I	unimpleme
Bit 14 Bit 13 Bit 12	I	I	I	I	TRSTAT	I	I	Reset. — =
Bit 15	1	Ι	I	I2CEN	ACKSTAT TRSTAT	Ι	I	x = unknown value on Reset. — = unimplemented. read
SFR Addr	0200	0202	0204	0206	0208	020A	020C	× = unknov
SFR Name	I2C1RCV	I2C1TRN	I2C1BRG	I2C1CON	I2C1STAT	I2C1ADD	I2C1MSK	Leaend:

TABLE 4-10: 12C2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11 Bit 10	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
12C2RCV	0210		I		1	1	I						Receive Register	Register				0000
I2C2TRN	0212	I			Ι		Ι	Ι					Transmit Register	Register				00FF
I2C2BRG	0214	I			Ι		Ι	Ι				Baud Rat	Baud Rate Generator Register	· Register				0000
I2C2CON	0216	I2CEN		IZCSIDL SCLREL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT ACKEN	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C2STAT	0218	ACKSTAT	TRSTAT		Ι	Ι	BCL	GCSTAT	ADD10	IWCOL	I2COV	∀ [−] 0	٩	s	R_W	RBF	TBF	0000
I2C2ADD	021A	I			Ι		Ι					Address Register	Register					0000
I2C2MSK	021C	I			Ι		Ι					Address Mask Register	isk Register					0000
Legend: x = unknown value on Reset, — = unimplemented, read	x = unkno	wn value on	Reset, — =	= unimplem	ented, read	l as 'o'. Res	set values a	as '0'. Reset values are shown in hexadecimal	r hexadeci	mal.								

12C1 REGISTER MAP

TABLE 4-9:

查询dsPIC33FJ64GP306供应商

SFR Name	SFR	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	I	NSIDL	IREN	RTSMD	I	UEN1	UENO	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL<1:0>	_<1:0>	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0		UTXBRK	UTXEN	UTXBF	TRMT	URXISE	URXISEL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	NRXDA	0110
U1TXREG	0224	I	Ι	I		-	I					UART .	UART Transmit Register	gister				XXXX
U1RXREG	0226	I	I	I		-	I					UART	UART Receive Register	jister				0000
U1BRG	0228							Baur	d Rate Gen	Baud Rate Generator Prescaler	aler							0000
Legend:	x = unk	Legend: $x = unknown value on Reset, = unimplemented, read as '0$	on Reset, -	— = unimple	mented, re;		. Reset values are shown in hexadecimal	are show	n in hexad	ecimal.								
TABLE 4-12: UART2 REGISTER MAP	-12:	UART2	REGIS	TER MA	Ь													
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 11 Bit 10 Bit 9	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 4 Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0	230	0230 UARTEN		NSIDL	IREN	RTSMD		UEN1 UEN0	UENO	WAKE LPBACK ABAUD URXINV BRGH	LPBACK	ABAUD	URXINV	BRGH	PDSEL	PDSEL<1:0>	STSEL	0000
	0232	0232 UTXISEL1 UTXINV UTXISEL0	UTXINV	UTXISEL0	I	UTXBRK	UTXBRK UTXEN	UTXBF	TRMT	URXISEL<1:0>		ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
	0234	Ι		Ι	I	I	I	I				UART 1	UART Transmit Register	gister				XXXX
	JZRXREG 0236	Ι		Ι		I		Ι				UART	JART Receive Register	gister				0000
	0238							Baud	Rate Gen	Baud Rate Generator Prescaler	ller							0000
	x = unk	nown value	on Reset, –	Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	nented, rea	ad as 'o'. Re	eset values	are showr	in hexad	ecimal.								

SPI1 REGISTER MAP **TABLE 4-13:**

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13 Bit 12	Bit 12	Bit 11	Bit 11 Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT 0240 SPIEN	0240	SPIEN	Ι	SPISIDL	I		1	1	I	I	SPIROV	I	I	1	I	SPITBF SPIRBF		0000
SPI1CON1 0242	0242	Ι	Ι	Ι	DISSCK	DISSDO	DISSDO MODE16	SMP	CKE	SSEN	CKP MSTEN	MSTEN		SPRE<2:0>		PPRE	PPRE<1:0>	0000
SPI1CON2 0244 FRMEN	0244	FRMEN	SPIFSD FRMPOL	FRMPOL	Ι			1	I	I	I	I		I	Ι	FRMDLY	I	0000
SPI1BUF 0248	0248							SPI1 Transmit and Receive Buffer Register	mit and Rec	eive Buffer I	Register							0000
Legend:		nown value	\mathbf{x} = unknown value on Reset, — = unimplemented, read	- = unimplen	nented, rea	d as 'o'. Re	as '0'. Reset values are shown in hexadecimal	are shown	in hexadec	mal.								

SPI2 REGISTER MAP TABLE 4-14:

SFR Name SFR Bit 15 Bit 14	SFR Addr	Bit 15	Bit 14	Bit 13 Bit 12	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI2STAT 0260 SPIEN	0260	SPIEN	I	SPISIDL	I	I	I	I	I	I	SPIROV	I	I	1	I	SPITBF	SPITBF SPIRBF	0000
SPI2CON1 0262	0262	Ι	Ι		DISSCK	DISSCK DISSDO MODE16	MODE16	SMP	CKE	NESS	CKP	MSTEN		SPRE<2:0>		PPRE<1:0>	<1:0>	0000
SPI2CON2	0264	FRMEN	SPI2CON2 0264 FRMEN SPIFSD FRMPOL	FRMPOL	Ι	-	-	I	-	Ι		I	I	I	Ι	FRMDLY	Ι	0000
SPI2BUF 0268	0268							SPI2 Trans	smit and Re	SPI2 Transmit and Receive Buffer Register	Register							0000
Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	un = x	known valu	e on Reset, -	— = unimpl€	smented, re	ad as 'o'. R	teset values	s are shown	in hexade	cimal.								

UART1 REGISTER MAP

TABLE 4-11:

查询d		33	FJ	64	GP	30	6供	ţŅ	ZÈ	5	1			г												
	All Resets	XXXX	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000			All Resets	XXXX	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000
	Bit 0		DONE	ALTS		CH123SA		PCFG16	PCFG0	CSS16	CSS0	<u> </u>			Bit 0		DONE	ALTS		CH123SA		Ι	PCFG0		CSS0	~
	Bit 1		SAMP	BUFM		A<1:0>		PCFG17	PCFG1	CSS17	CSS1	DMABL<2:0>			Bit 1		SAMP	BUFM		A<1:0>	CH0SA<3:0>	Ι	PCFG1		CSS1	DMABL<2:0>
	Bit 2		ASAM			CH123NA<1:0>	CH0SA<4:0>	PCFG18	PCFG2	CSS18	CSS2				Bit 2		ASAM			CH123NA<1:0>	CH0S/	Ι	PCFG2		CSS2	
	Bit 3		SIMSAM	:3:0>	<7:0>	I	ō	PCFG19	PCFG3	CSS19	CSS3	I			Bit 3		SIMSAM	<3:0>	ADCS<7:0>	Ι		Ι	PCFG3	I	CSS3	
	Bit 4		I	SMPI<3:0>	ADCS<7:0>	I		PCFG20	PCFG4	CSS20	CSS4	I			Bit 4		Ι	SMPI<3:0>	ADCS	Ι	Ι	Ι	PCFG4	I	CSS4	I
	Bit 5					I	1	PCFG21	PCFG5	CSS21	CSS5	I			Bit 5								PCFG5		CSS5	1
	Bit 6		SSRC<2:0>	I		I	I	PCFG22	PCFG6	CSS22	CSS6	I			Bit 6		SSRC<2:0>	Ι		Ι	-	Ι	PCFG6		CSS6	I
	Bit 7	Buffer 0	0	BUFS		I	CHONA	PCFG23	PCFG7	CSS23	CSS7	I	.lal		Bit 7	Buffer 0	0,	BUFS		Ι	CHONA	Ι	PCFG7		CSS7	Ι
	Bit 8	ADC Data Buffer 0	<1:0>	<1:0>		CH123SB		PCFG24	PCFG8	CSS24	CSS8	I	'0.' Reset values are shown in hexadecimal. ce pin diagrams for available ANx inputs.		Bit 8	ADC Data Buffer 0	FORM<1:0>	CHPS<1:0>		CH123SB		Ι	PCFG8	Ι	CSS8	1
	Bit 9		FORM<1:0>	CHPS<1:0>				PCFG25	PCFG9	CSS25	CSS9	1	re shown ir r available ,		Bit 9		FORN	CHPS		CH123NB<1:0>	CH0SB<3:0>	Ι	PCFG9	Ι	CSS9	1
	Bit 10		AD12B	CSCNA	SAMC<4:0>	CH123NB<1:0>	CH0SB<4:0>	PCFG26	PCFG10	CSS26	CSS10	I	et values a liagrams fo		Bit 10		AD12B	CSCNA	SAMC<4:0>	CH123N	CH0S	Ι	PCFG10	Ι	CSS10	1
	Bit 11		I	I	/S	I	с С	PCFG27 PCFG26	PCFG11	CSS27	CSS11	I	as 'o'. Res levice pin d		Bit 11		Ι		S	Ι		Ι	PCFG11	Ι	CSS11	I
	Bit 12		ADDMABM	I		I		PCFG28	PCFG12	CSS28	CSS12	I	x = unknown value on Reset, — = unimplemented, read as 'o'. Reset values are shown in hexadecir Not all ANx inputs are available on all devices. See the device pin diagrams for available ANx inputs.		Bit 12		ADDMABM	Ι		Ι	Ι	Ι	PCFG12	Ι	CSS12	1
R MAP	Bit 13				I	1	1	PCFG29	PCFG13	CSS29	CSS13		= unimplen on all device	R MAP	Bit 13		ADSIDL		Ι	Ι	1	Ι	PCFG13		CSS13	
ADC1 REGISTER MAP	Bit 14		I	VCFG<2:0>	I	1	1	PCFG30	PCFG14	CSS30	CSS14	1	n Reset, — e available (ADC2 REGISTER MAP	Bit 14		Ι	VCFG<2:0>	Ι	Ι	Ι	Ι	PCFG14		CSS14	
DC1 R	Bit 15		ADON	>	ADRC	I	CHONB	PCFG31	PCFG15	CSS31	CSS15	I	wn value o x inputs ar	NDC2 R	Bit 15		ADON		ADRC	Ι	CHONB	Ι	PCFG15		CSS15	I
	Addr	0300	0320	0322	0324	0326	0328	032A	032C	032E	0330	0332	= unkno ot all AN		Addr	0340	0360	0362	0364	0366	0368	036A	036C	036E	0370	0372
TABLE 4-15:	File Name	ADC1BUF0	AD1CON1	AD1CON2	AD1CON3	AD1CHS123	AD1CHS0	AD1PCFGH ⁽¹⁾	AD1PCFGL	AD1CSSH ⁽¹⁾	AD1CSSL	AD1CON4	Legend: x [:] Note 1: No	TABLE 4-16:	File Name	ADC2BUF0	AD2CON1	AD2CON2	AD2CON3	AD2CHS123	AD2CHS0	Reserved	AD2PCFGL	Reserved		AD2CON4

 \mathbf{x} = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Legend:

TABLE 4-17:	-17:	DMA	DMA REGISTER MAP	TER MA	P							·				-	-	
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	询ds Resets
DMA0CON	0380	CHEN	SIZE	DIR	HALF	NULLW	1					AMODE<1:0>	1:0>		1	MODE<1:0>	<0:	0000
DMA0REQ	0382	FORCE		Ι			I			I			IR	IRQSEL<6:0>	,			0000
DMA0STA	0384								ST	STA<15:0>								0000
DMA0STB	0386								ST	STB<15:0>								0000
DMA0PAD	0388								PA	PAD<15:0>								0000
DMA0CNT	038A			Ι		I						CNT<9:0>	<0					0000
DMA1CON	038C	CHEN	SIZE	DIR	HALF	NULLW		1	1	Ι	Ι	AMODE<1:0>	1:0>	Ι	I	MODE<1:0>		0000
DMA1REQ	038E	FORCE		I		I	1	I	I	Ι			R	IRQSEL<6:0>				0000
DMA1STA	0390								ST	STA<15:0>								0000
DMA1STB	0392								ST	STB<15:0>								商 0000
DMA1PAD	0394								PA	PAD<15:0>								0000
DMA1CNT	0396	I		I		I						CNT<9:0>	<0					0000
DMA2CON	0398	CHEN	SIZE	DIR	HALF	NULLW	I	1	I	Ι	Ι	AMODE<1:0>	1:0>	Ι	Ι	MODE<1:0>	<0:	0000
DMA2REQ	039A	FORCE		I	I	I	I	1	I	I			R	IRQSEL<6:0>				0000
DMA2STA	039C								ST	STA<15:0>								0000
DMA2STB	039E								ST	STB<15:0>								0000
DMA2PAD	03A0								PA	PAD<15:0>								0000
DMA2CNT 03A2	03A2			Ι		Ι						CNT<9:0>	<0					0000
DMA3CON	03A4	CHEN	SIZE	DIR	HALF	NULLW	I	1	I	Ι	Ι	AMODE<1:0>	1:0>	Ι	Ι	MODE<1:0>	<0:	0000
DMA3REQ	03A6	FORCE		I		I	1	I	I	Ι			R	IRQSEL<6:0>				0000
DMA3STA	03A8								ST	STA<15:0>								0000
DMA3STB	03AA								ST	STB<15:0>								0000
DMA3PAD	03AC								PA	PAD<15:0>								0000
DMA3CNT	03AE			Ι								CNT<9:0>	<0>					0000
DMA4CON	03B0	CHEN	SIZE	DIR	HALF	NULLW	Ι			Ι	Ι	AMODE<1:0>	1:0>	Ι	Ι	MODE<1:0>	<0:	0000
DMA4REQ	03B2	FORCE		Ι		Ι	Ι	Ι		Ι			R	IRQSEL<6:0>				0000
DMA4STA	03B4								ST	STA<15:0>								0000
DMA4STB	03B6								ST	STB<15:0>								0000
DMA4PAD	03B8								PA	PAD<15:0>								0000
DMA4CNT 03BA	03BA			Ι								CNT<9:0>	<0>					0000
DMA5CON 03BC	03BC	CHEN	SIZE	DIR	HALF	NULLW	I	I		I	I	AMODE<1:0>	1:0>	Ι	I	MODE<1:0>	<0:	0000
DMA5REQ	03BE	FORCE	Ι	I		I	I	I	I	I			R	IRQSEL<6:0>				0000
DMA5STA	03C0								ST	STA<15:0>								0000
DMA5STB	03C2								ST	STB<15:0>								0000
DMA5PAD	03C4								PA	PAD<15:0>								0000
Legend:) 	nimplemer	nted, read ¿	ss '0'. Rese	t values ar	 — = unimplemented, read as '0'. Reset values are shown in hexadecimal. 	hexadecim	.le]

查询ds	PIC	33F	FJ6	640	3P3	306	6供		商]								
	All Resets	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	
	Bit 0		MODE<1:0>						MODE<1:0>						XWCOL0	PPST0		
	Bit 1		MODE						MODE						XWCOL1	PPST1		
	Bit 2		Ι						Ι						XWCOL2	PPST2		
	Bit 3		I	RQSEL<6:0>					I	RQSEL<6:0>					XWCOL3	PPST3		
	Bit 4	CNT<9:0>	:<1:0>	Щ				CNT<9:0>	:<1:0>	Щ				CNT<9:0>	XWCOL4	PPST4		
	Bit 5	CNT	AMODE<1:0>					CNT	AMODE<1:0>					CNT	XWCOL5 XWCOL4	PPST5		
	Bit 6		Ι						Ι						XWCOL6	PPST6		
	Bit 7		Ι	Ι	STA<15:0>	STB<15:0>	PAD<15:0>		Ι	Ι	STA<15:0>	STB<15:0>	PAD<15:0>		XWCOL7	PPST7	DSADR<15:0>	
	Bit 8		Ι	Ι	S	S	ΡĄ		Ι	Ι	S	S	ΡA		PWCOL2 PWCOL1 PWCOL0		/SO	
	Bit 9		Ι	Ι					Ι	Ι					PWCOL1	LSTCH<3:0>		lal.
ED)	Bit 10	I	Ι	Ι				Ι	Ι	Ι				Ι		LSTC		hexadecimal
DMA REGISTER MAP (CONTINUE	Bit 11	1	NULLW	I				I	NULLW	I				Ι	FWCOL3			= unimplemented, read as '0'. Reset values are shown in
AP (CC	Bit 12	I	HALF					I	HALF	1				Ι	5 PWCOL4	I		set values a
STER M	Bit 13	I	DIR	Ι				I	DIR	Ι				Ι	8 PWCOLE	I		l as 'o'. Re
A REGIS	Bit 14	I	SIZE	Ι				I	SIZE	Ι				Ι	7 PWCOL	Ι		ented, reac
	- Bit 15		3 CHEN	A FORCE	~	,	_		t CHEN	5 FORCE			~		03E0 PWCOL7 PWCOL6 PWCOL5			unimplem
4-17:	Addr	03C6	03C8	03CA	03CC	03CE	03D0	03D2	03D4	03D6	03D8	03DA	03DC	03DE	03E0	03E2	03E4	
TABLE 4-17 :	File Name Addr	DMA5CNT	DMA6CON	DMA6REQ	DMA6STA	DMA6STB	DMA6PAD	DMA6CNT	DMA7CON	DMA7REQ	DMA7STA	DMA7STB	DMA7PAD	DMA7CNT	DMACS0	DMACS1	DSADR	Legend:

© 2009 Microchip Technology Inc.

间ds					o4(<u>/</u> だ			1	1		ſ	ín	1							Г
All Recets	Resers	0480	0000	0000	0000	0000	0000	0000	0000	0000	0000	FFF	0000	0000			All Resets		0000	0000	0000	0000	0000	0000	
Bit 9 Bit 8 Bit 6 Bit 5 Bit 4 Bit 3 Bit 1 Bit 0		WIN					TBIF	TBIE			^	FLTEN1 FLTEN0	F0MSK<1:0>	F8MSK<1:0>			Bit 0		RXFUL0	RXFUL16	RXOVF0	RXOVF16	<1:0>	<1:0>	
Bit 1		I	^				RBIF	RBIE			PRSEG<2:0>		FOMS	F8MS			Bit 1		RXFUL1	RXFUL17	RXOVF1	RXOVF17	TX0PRI<1:0>	TX2PRI<1:0>	
Bit 2		I	DNCNT<4:0>		FSA<4:0>	<5:0>	RBOVIF	RBOVIE		5:0>	۵.	FLTEN2	F1MSK<1:0>	F9MSK<1:0>		ICES C	Bit 2		RXFUL2 F	RXFUL18 R	RXOVF2 F	RXOVF18 R	RTREN0	RTREN2	
Bit 3		CANCAP	D	ICODE<6:0>		FNRB<5:0>	FIFOIF	FIFOIE	F<7:0>	BRP<5:0>	<0:	FLTEN3	F1MS	F9MS	i	0 FOR dsPIC33FJXXXGP506/510/706/708/710 DEVICES ONLY	Bit 3		RXFUL3 R	RXFUL19 R)	RXOVF3 R	RXOVF19 R)	TXREQ0 R	TXREQ2 R	
Bit 4		I		01			I	I	RERRCNT<7:0>		SEG1PH<2:0>	FLTEN4	<1:0>	<<1:0>		6/708/7	Bit 4		RXFUL4 RX	RXFUL20 RX	RXOVF4 R)	RXOVF20 RX	TXERR0 T>	TXERR2 T>	
Bit 5			Ι		I		ERRIF	ERRIE			S	FLTEN5	F2MSK<1:0>	F10MSK<1:0>	[10/70			_						
Bit 6		E<2:0>					WAKIF E	WAKIE E			SAM	FLTEN6 FI		_		506/5	Bit 5		RXFUL5	RXFUL21	RXOVF5	RXOVF21	TXLARB0	TXLARB2	
		OPMODE<2:0>	-		1					SJW<1:0>			F3MSK<1:0>	F11MSK<1:0>		XXGP	Bit 6	×	RXFUL6	RXFUL22	RXOVF6	XOVF22	TXABAT0	TXABAT2	
Bit 7			Ι	Ι	Ι		IVRIF	IVRIE		S	SEG2PHTS	FLTEN7	F3N	F11N		:33FJX	Bit 7	ien WIN =	RXFUL7		RXOVF7	RXOVF24 RXOVF23 RXOVF22	TXEN0 1	TXEN2 1	-
Bit 8			I		I		EWARN	I		I	^	FLTEN8	F4MSK<1:0>	F12MSK<1:0>	-		Bit 8	See definition when WIN	RXFUL8 R	RXFUL24 RXFUL23	RXOVF8 R	OVF24 R			
Bit 9		REQOP<2:0>	Ι		I		RXWAR	I		I	SEG2PH<2:0>	FLTEN9	F4MS ^k	F12MS		POF 0		See def					TX1PRI<1:0>	TX3PRI<1:0>	
Bit 10		REQ	-	<4:0>		_	TXWAR R				SEG2	FLTEN10 F	^	<u>^</u>		н	Bit 9		D RXFUL9	3 RXFUL25	0 RXOV	6 RXOVF25			
			1	FILHIT<4:0>	1	FBP<5:0>		1		1			F5MSK<1:0>	F13MSK<1:0>	adecimal.	C1CTRL1.WIN	Bit 10		RXFUL10	RXFUL26	RXOVF1	RXOVF26	RTREN1	RTREN3	
Bit 11							RXBP		SNT<7:0>			ELTEN11	F5I	F13	5.		Bit 11		RXFUL11	RXFUL27	RXOVF11 RXOVF10 RXOVF9	RXOVF27	TXREQ1	TXREQ3	
Bit 12	1	ABAT	Ι		-		TXBP	I	TERRCI	I		FLTEN12	F6MSK<1:0>	F14MSK<1:0>	es are sho	ECAN1 REGISTER MAP WHEN	Bit 12			RXFUL28 F			TXERR1	TXERR3	
Bit 13		CSIDL	I	Ι			TXBO	I		I	I	FLTEN13	F6MSI	F14MS	eset value	R MAF	Bit 13		:UL13 R3	RXFUL29 R	VF13 R)	RXOVF31 RXOVF30 RXOVF29 RXOVF28	TXLARB1 T		
Bit 14					DMABS<2:0>	I					WAKFIL	FLTEN14 F	^0	<0:	l as '0'. R	GISTE			L14 RXF		F14 RXC	F30 RXC	T1 TXL	TXABT3 TXLARB3	
					DMA						Ŵ		F7MSK<1:0>	F15MSK<1:0>	ted, read	1 RE	Bit 14		5 RXFU	RXFUL30	5 RXOV	I RXOV	TXABT1		
Ir Bit 15			2	4	9	8			ш		2	4 FLTEN15			implemen	ECAN	Bit 15		0420 RXFUL15 RXFUL14 RXFUL13 RXFUL12	RXFUL31	RXOVF15 RXOVF14 RXOVF13 RXOVF12	RXOVF3	TXEN1	TXEN3	
Addr		0400	0402	0404	0406	0408	040A	040C	040E	0410	0412	0414	1 0418	2 041A	un = -	-19:	Addr	0400- 041E	0420	0422	0428	042A	0430	0432	
File Name		C1CTRL1	C1CTRL2	C1VEC	C1FCTRL	C1FIFO	C1INTF	C1INTE	C1EC	C1CFG1	C1CFG2	C1FEN1	C1FMSKSEL1	C1FMSKSEL2	Legend:	TABLE 4-19:	File Name		C1RXFUL1	C1RXFUL2	C1RXOVF1	C1RXOVF2	C1TR01CON	C1TR23CON 0432	

查询dsPIC33FJ64GP306供应商

Received Data Word Transmit Data Word 0436 0440 0442 C1RXD C1TXD

XXXX XXXX

TX6PRI<1:0>

RTREN6

TXERR6 TXREQ6

TXABAT6 TXLARB6

TXEN6

TX7PRI<1:0>

RTREN7

TXREQ7

TXERR7

TXLARB7

TXABT7

TXEN7

C1TR67CON

XXXX

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Legend:

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0400- 041E							S	ee definiti	See definition when WIN = x	×= NI/							
C1BUFPNT1	0420		F3BP<3:0>	<3:0>			F2BP<3:0>	<3:0>			F1BP<3:0>	<3:0>			F0BP<3:0>	:3:0>		0000
C1BUFPNT2	0422		F7BP<3:0>	<3:0>			F6BP<3:0>	<3:0>			F5BP<3:0>	<3:0>			F4BP<3:0>	:3:0>		0000
C1BUFPNT3	0424		F11BP<3:0>	<3:0>			F10BP<3:0>	<3:0>			F9BP<3:0>	<3:0>			F8BP<3:0>	:3:0>		0000
C1BUFPNT4	0426		F15BP<3:0>	<3:0>			F14BP<3:0>	<3:0>			F13BP<3:0>	<3:0>			F12BP<3:0>	<3:0>		0000
C1RXM0SID	0430				SID<	SID<10:3>					SID<2:0>			MIDE	I	EID<17:16>	16>	хххх
C1RXM0EID	0432				EID<	EID<15:8>							EID<7:0>	7:0>				XXXX
C1RXM1SID	0434				SID<	SID<10:3>					SID<2:0>			MIDE		EID<17:16>	16>	XXXX
C1RXM1EID	0436				EID<15:8>	15:8>							EID<7:0>	7:0>				XXXX
C1RXM2SID	0438				SID<	SID<10:3>					SID<2:0>			MIDE	I	EID<17:16>	16>	XXXX
C1RXM2EID	043A				EID<15:8>	15:8>							EID<7:0>	7:0>				XXXX
C1RXF0SID	0440				SID<10:3>	10:3>					SID<2:0>			EXIDE	I	EID<17:16>	16>	XXXX
C1RXF0EID	0442				EID<15:8>	15:8>							EID<7:0>	<0:2				XXXX
C1RXF1SID	0444				SID	SID<10:3>					SID<2:0>			EXIDE	Ι	EID<17:16>	16>	хххх
C1RXF1EID	0446				EID<15:8>	15:8>							EID<7:0>	<0:2				XXXX
C1RXF2SID	0448				SID<10:3>	10:3>					SID<2:0>			EXIDE		EID<17:16>	16>	XXXX
C1RXF2EID	044A				EID<	EID<15:8>							EID<7:0>	<0:2				XXXX
C1RXF3SID	044C				SID<10:3>	10:3>					SID<2:0>			EXIDE	Ι	EID<17:16>	16>	хххх
C1RXF3EID	044E				EID<15:8>	15:8>							EID<7:0>	<0:2				XXXX
C1RXF4SID	0450				SID<	SID<10:3>					SID<2:0>			EXIDE		EID<17:16>	16>	XXXX
C1RXF4EID	0452				EID<	EID<15:8>							EID<7:0>	<0:7				хххх
C1RXF5SID	0454				SID<	SID<10:3>					SID<2:0>			EXIDE		EID<17:16>	16>	XXXX
C1RXF5EID	0456				EID<15:8>	15:8>							EID<7:0>	<0:7				хххх
C1RXF6SID	0458				SID<10:3>	10:3>					SID<2:0>			EXIDE	Ι	EID<17:16>	16>	хххх
C1RXF6EID	045A				EID<15:8>	15:8>							EID<7:0>	<0:2				XXXX
C1RXF7SID	045C				SID<10:3>	10:3>					SID<2:0>			EXIDE		EID<17:16>	16>	хххх
C1RXF7EID	045E				EID<15:8>	15:8>							EID<7:0>	<0:2				XXXX
C1RXF8SID	0460				SID<10:3>	10:3>					SID<2:0>			EXIDE	I	EID<17:16>	16>	XXXX
C1RXF8EID	0462				EID<	EID<15:8>							EID<7:0>	<0:2				XXXX
C1RXF9SID	0464				SID<10:3>	10:3>					SID<2:0>		Ι	EXIDE		EID<17:16>	16>	хххх
C1RXF9EID	0466				EID<15:8>	15:8>							EID<7:0>	<0:7				хххх
C1RXF10SID	0468				SID	SID<10:3>					SID<2:0>			EXIDE		EID<17:16>	16>	хххх

© 2009 Microchip Technology Inc.

查	道d	sP.	IC3	33F	₹J6	640	3P3	306	6供	Ń	商	5
LINUED	All Resets	XXXX										
(CONT	Bit 0	7:16>		7:16>		7:16>		7:16>		7:16>		
SONLY	Bit 1	EID<17:16>										
EVICES	Bit 2			Ι		Ι		Ι		I		
8/710 D	Bit 3	EXIDE	<0									
/706/70	Bit 4	I	EID<7:0>	I	EID<7:0>	I	EID<7:0>	I	EID<7:0>	Ι	EID<7:0>	
506/510	Bit 5											
XXXGP	Bit 6	SID<2:0>										
IC33FJ	Bit 7	0,		0,		0,		0,		0,		
OR dsF	Bit 8											
IN = 1 F	Bit 9											
FRL1.W	Bit 10											
N C1C ⁻	Bit 11	SID<10:3>	EID<15:8>									
P WHE	Bit 12	SID<	EID<									
ER MA	Bit 13											
REGIST	Bit 14											
CAN1 F	Bit 15											.
Э :0:	Addr	046C	046E	0470	0472	0474	0476	0478	047A	047C	047E	
TABLE 4-20: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 1 FOR dsPIC33FJXXXGP506/510/706/708/710 DEVICES ONLY (CONTINUED) $\frac{1}{100}$	File Name	C1RXF11SID	C1RXF11EID	C1RXF12SID	C1RXF12EID	C1RXF13SID	C1RXF13EID	C1RXF14SID	C1RXF14EID	C1RXF15SID	C1RXF15EID	.

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Field Name 6466 Bit 1 Bit 3 Bit 3 Bit 4 Bit 3 Bit 3 Bit 4 Bit 3	TABLE 4-21 :		ECAN2	ECAN2 REGISTER MAP WHEN C	ER MA	P WHE	N C2C1	2CTRL1.WIN =		0 OR 1 F	-OR ds	PIC33F	OXXXC:	3P706/	708/71(FOR dsPIC33FJXXXGP706/708/710 DEVICES ONLY	ורא			查询dsl
1 0 0 0 0 0	File Name	Addr		Bit 14							Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	C2CTRL1	0500	I	I	CSIDI			1	REQC	3P<2:0>		NGO	10DE<2:0	٨	Ι	CANCAP	Ι	I	MIN	0480	3F
0 0 -	C2CTRL2	0502	I									I	I				DNCNT<4:0	^C		0000	J6
UL 000 Image: 200 I	C2VEC	0504						FILHIT	<4:0>			Ι				ICODE<6:(-0			0000	4G
100000010000000000000000000020000200002000020000200002000020000200<	C2FCTRL	0506		DMABS<2.	<0:		1	,				Ι	I				FSA<4:0>			0000	P3
060 - 1 1260 </th <td>C2FIFO</td> <td>0508</td> <td>I</td> <td> </td> <td></td> <td></td> <td></td> <td>BP<5:0></td> <td></td> <td></td> <td></td> <td>I</td> <td>I</td> <td></td> <td></td> <td>FNRE</td> <td>3<5:0></td> <td></td> <td></td> <td>0000</td> <td>06^{\prime}</td>	C2FIFO	0508	I					BP<5:0>				I	I			FNRE	3<5:0>			0000	06^{\prime}
0800 Image: Name Image: Name Image: Name Name </th <td>C2INTF</td> <td>050A</td> <td>I</td> <td>1</td> <td>TXBC</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>WARN</td> <td>IVRIF</td> <td>WAKIF</td> <td>ERRIF</td> <td>I</td> <td>FIFOIF</td> <td>RBOVIF</td> <td></td> <td>TBIF</td> <td>0000</td> <td>供</td>	C2INTF	050A	I	1	TXBC						WARN	IVRIF	WAKIF	ERRIF	I	FIFOIF	RBOVIF		TBIF	0000	供
000010	C2INTE	050C	I									IVRIE	WAKIE	ERRIE		FIFOIE			TBIE	0000	<u>\\</u>
1 0 0 0 0 0 0 0 0 0	CZEC	050E				TERR	CNT<7:0>								RERRC	VT<7:0>				0000	茵
2 0612 — MMFL — — SEG2PH-2.0-> SEG2PH-2.0-> RESEC-2.0->	C2CFG1	0510	I					,				SJW<	1:0>			BRP	<2:0>			0000	r –
1 0614 ELTEN14	C2CFG2	0512	Ι	WAKFIL			1		SEG2	PH<2:0>	SI	EG2PHTS		IS SI	EG1PH<2	< <u>0</u>	д.	PRSEG<2:0	^	0000	
KSEL10518FTMSK<10>FAMSK<10>FAMSK<10>FAMSK<10>FAMSK<10>FAMSK<10>FAMSK<10>FAMSK<10>FAMSK<10>FAMSK<10>FAMSK<10>FAMSK<10>FAMSK<10>FAMSK<10>FAMSK<10>FAMSK<10>FAMSK<10>FAMSK<10>FAMSK<10>FAMSK<10>FAMSK<10	C2FEN1	0514					-					FLTEN7	FLTEN6	FLTEN5		FLTEN3	FLTEN2	FLTEN1		FFF	
KSEL1 F14MSK-t10- F14MSK-t10- <th< th=""><td>C2FMSKSEL1</td><td></td><td></td><td>SK<1:0></td><td>F6N</td><td>ASK<1:0></td><td>Ľ.</td><td>5MSK<1:0</td><td></td><td>F4MSK<1</td><td>1:0></td><td>F3MSK</td><td><1:0></td><td>F2MSF</td><td><<1:0></td><td>F1MSF</td><td><<1:0></td><td>FOMS</td><td>K<1:0></td><td>0000</td><td>1</td></th<>	C2FMSKSEL1			SK<1:0>	F6N	ASK<1:0>	Ľ.	5MSK<1:0		F4MSK<1	1:0>	F3MSK	<1:0>	F2MSF	<<1:0>	F1MSF	<<1:0>	FOMS	K<1:0>	0000	1
E - unimplemented, read as 'o' Reservalues are shown in hexadecinal. E - unimplemented, read as 'o' Reservalues are shown in hexadecinal. E - 4-22: E CAN2 REGISTER MAP WHEN C2CTRL1.WIN = 0 FOR dsPIC33FJXXGP706/708/710 DEVICES ONLY Bine date Bin 13 Bin 14 Bin 13 Bin 13 Bin 13 Bin 14 Bin 13 Bin 14 Bin 13 Bin 14 <	C2FMSKSEL2			SK<1:0>	F14	MSK<1:0>	Ĺ	13MSK<1:(F12MSK<	1:0>	F11MSK	<1:0>	F10MS	K<1:0>	F9MSF	<<1:0>	F8MS	K<1:0>	0000	
me didit Bit 15 Bit 14 Bit 13 Bit 13 Bit 14 Bit 14 Bit 13 Bit 13 Bit 14 Bit 13 Bit 14 Bit 14 Bit 14 Bit 13 Bit 14	Legend: TABLE 4-2	— = unir 2:	nplemented ECAN2	, read as '0' REGIST	. Reset val	ues are sht P WHEI	wn in hex. N C2C1	adecimal. RL1.W	0 = N	FOR d	sPIC33	3FJXXX	GP706	/708/7	10 DEV	ICES O	NLY				
0500- 0510- Security Secur		Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9					3it 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
L1 0520 RXFUL16 RXFUL13 RXFUL3 RXFUL3 RXFUL3 </th <td></td> <td>0500- 051E</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Ň</td> <td>ee definit</td> <td>ion when</td> <td>×= NIM</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>		0500- 051E							Ň	ee definit	ion when	×= NIM									
JL2 052 RYEUL31 RYEUL30 RYEUL30 RYEUL30 RYEUL30 RYEUL30 RYEUL30 RYEUL30 RYEUL30 RYEUL31 RYEUL30 RYE		0520	RXFUL15 F	SXFUL14 F	SXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL 6								RXFUL2	RXFUL1			1
VF1 0528 RXOVF16 RXOVF13 RXOVF14 RXOVF14 RXOVF14 RXOVF13 RXOVF13 RXOVF13 RXOVF13 RXOVF13 RXOVF13 RXOVF13 RXOVF13 RXOVF13 RXOVF14 RXOVF14 RXOVF14 RXOVF14 RXOVF13 RXOVF13 RXOVF13 RXOVF13 RXOVF13 RXOVF13 RXOVF13 RXOVF13 RXOVF13 RXOVF14 RXOVF14 RXOVF13 RXOVF	C2RXFUL2	0522	RXFUL31 F	SXFUL30 F	SXFUL29	RXFUL28	RXFUL27	RXFUL26	RXFUL2:	5 RXFUL	-24 RXFL			FUL21 R.		3XFUL19	RXFUL18	RXFUL17	RXFUL16		1
VF2 052A RXOVF31 RXOVF26 RXOVF27 RXOVF27 RXOVF26 RXOVF27 RXOVF26 RXOVF27 RXOVF26 RXOVF27 RXOVF			3XOVF15	ZXOVF14 R		3XOVF12	RXOVF11	RXOVF10	RXOVF0	19 RXOVF	_					RXOVF3	RXOVF2	RXOVF1			1
COV0530TXEN1TXTXTXTXEN0TX<	C2RXOVF2			XOVF30 F	XOVF29	3XOVF28	RXOVF27	RXOVF26		25 RXOVF					XOVF20 F	3XOVF19	RXOVF18		RXOVF16		
LCON0532TXEN3TXTXTXTXEN2TXEN2TX </th <td></td> <td>0530</td> <td></td> <td></td> <td>TX LARB1</td> <td>TX ERR1</td> <td>TX REQ1</td> <td>RTREN1</td> <td>TX1F</td> <td>PRI<1:0></td> <td>TXE</td> <td></td> <td></td> <td></td> <td>TX ERR0</td> <td>TX REQ0</td> <td>RTREN0</td> <td>TX0PF</td> <td>RI<1:0></td> <td>0000</td> <td></td>		0530			TX LARB1	TX ERR1	TX REQ1	RTREN1	TX1F	PRI<1:0>	TXE				TX ERR0	TX REQ0	RTREN0	TX0PF	RI<1:0>	0000	
CCON 0534 TXEN5 TX	C2TR23CON	0532			TX LARB3	TX ERR3	TX REQ3	RTREN3		PRI<1:0>	TXE				TX ERR2	TX REQ2	RTREN2	TX2PF	RI<1:0>	0000	
CON 0536 TXEN7 TX 0540 3640 3640 3640 3646 106	C2TR45CON	0534			TX LARB5	TX ERR5	TX REQ5	RTREN5		PRI<1:0>	TXE				TX ERR4	TX REQ4	RTREN4	TX4PF	RI<1:0>	0000	
0540 Recieved Data Word 0542 Transmit Data Word		0536	TXEN7		TX LARB7	TX ERR7	TX REQ7	RTREN7		PRI<1:0>	TXE				TX ERR6	TX REQ6	RTREN6	TX6PF	RI<1:0>	XXXX	
0542 Transmit Data Word	C2RXD	0540								Reciev	ed Data M	Vord								XXXX	
	C2TXD	0542								Transr	nit Data W	/ord								XXXX	

© 2009 Microchip Technology Inc.

	1									
Bit 13 Bit 12 Bi		it 11 Bit 10	Bit 9 Bit	8 Bit 7	Bit 6 Bit 5	Bit 4	Bit 3	Bit 2	Bit 1 Bit 0	All Resets
			See defin	See definition when WIN = x	× = Z					
		F2BP<3:0>	< <u>.</u>		F1BP<3:0>			FOBP	F0BP<3:0>	0000
		F6BP<3:0>	<0:		F5BP<3:0>			F4BP	F4BP<3:0>	0000
F11BP<3:0>		F10BP<3:0>	3:0>		F9BP<3:0>			F8BP	F8BP<3:0>	0000
F15BP<3:0>		F14BP<3:0>	3:0>		F13BP<3:0>			F12BF	F12BP<3:0>	0000
SID<10:3>	SID<10:3>				SID<2:0>	1	MIDE	Ι	EID<17:16>	XXXX
EID<15:8>	EID<15:8>					EID	EID<7:0>			XXXX
SID<10:3>	SID<10:3>				SID<2:0>	I	MIDE	Ι	EID<17:16>	XXXX
EID<15:8>	EID<15:8>					EID	EID<7:0>			XXXX
SID<10:3>	SID<10:3>				SID<2:0>	I	MIDE	Ι	EID<17:16>	XXXX
EID<15:8>	EID<15:8>					EID	EID<7:0>			XXXX
SID<10:3>	SID<10:3>				SID<2:0>	Ι	EXIDE	Ι	EID<17:16>	XXXX
EID<15:8>	EID<15:8>					EID	EID<7:0>			XXXX
SID<10:3>	SID<10:3>				SID<2:0>	I	EXIDE	Ι	EID<17:16>	XXXX
EID<15:8>	EID<15:8>					EID<	EID<7:0>			XXXX
SID<10:3>	SID<10:3>				SID<2:0>	I	EXIDE	I	EID<17:16>	XXXX
EID<15:8>	EID<15:8>					EID	EID<7:0>			XXXX
SID<10:3>	SID<10:3>				SID<2:0>	Ι	EXIDE	I	EID<17:16>	XXXX
EID<15:8>	EID<15:8>					EID	EID<7:0>			XXXX
SID<10:3>	SID<10:3>				SID<2:0>	I	EXIDE	I	EID<17:16>	XXXX
EID<15:8>	EID<15:8>					EID	EID<7:0>			XXXX
SID<10:3>	SID<10:3>				SID<2:0>	I	EXIDE	I	EID<17:16>	XXXX
EID<15:8>	EID<15:8>					EID	EID<7:0>			XXXX
SID<10:3>	SID<10:3>				SID<2:0>	Ι	EXIDE	I	EID<17:16>	XXXX
EID<15:8>	EID<15:8>					EID	EID<7:0>			XXXX
SID<10:3>	SID<10:3>				SID<2:0>	I	EXIDE	I	EID<17:16>	XXXX
EID<15:8>	EID<15:8>					EID	EID<7:0>			XXXX
SID<10:3>	SID<10:3>				SID<2:0>	1	EXIDE	I	EID<17:16>	XXXX
EID<15:8>	EID<15:8>					EID<	EID<7:0>			XXXX
SID<10:3>	SID<10:3>				SID<2:0>	Ι	EXIDE	Ι	EID<17:16>	XXXX
EID<15:8>	EID<15:8>					EID	EID<7:0>			XXXX
SID<10:3>									EID/17.16	

	All Resets	XXXX	XXXX	XXXX	XXXX	XXXX	хххх	XXXX	хххх	хххх	XXXX	XXXX	
JED)	Bit 0		:16>		:16>		:16>		:16>		:16>		
NTIN	Bit 1		EID<17:16>										
- <u></u> (со													
S ONL	Bit 2						I		I		1		
SVICES	Bit 3	EID<7:0>	EXIDE	EID<7:0>									
710 DE	Bit 4	EID<	Ι	EID<	Ι	EID<	Ι	EID<	I	EID<	I	EID<	
N C2CTRL1.WIN = 1 FOR dsPIC33FJXXXGP706/708/710 DEVICES ONLY (CONTINUED)	Bit 5												
XGP7(Bit 6		SID<2:0>										
3FJXX	Bit 7		SII										
sPIC3													decimal
OR d	Bit 8												n in hexa
N=1F	Bit 9												are show
RL1.WI	Bit 10												set values
C2CTR	Bit 11	Δ	Δ	Δ	Δ	Δ	٨	Δ	٨	۸	٨	Δ	as '0'. Re:
VHEN	Bit 12 B	EID<15:8>	SID<10:3>	EID<15:8>	ted, read								
IAP V													plement
TER N	Bit 13												– = unim
ECAN2 REGISTER MAP WHE	Bit 14												n Reset, –
CAN2 F	Bit 15												x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal
Ĕ	Addr E	056A	056C	056E	0270	0572	0574	0576	0578	057A	057C	057E	unknow
4-23:					-								×
TABLE 4-23:	File Name	C2RXF10EID	C2RXF11SID	C2RXF11EID	C2RXF12SID	C2RXF12EID	C2RXF13SID	C2RXF13EID	C2RXF14SID	C2RXF14EID	C2RXF15SID	C2RXF15EID	Legend:

查询dsPIC33FJ64GP306供应商

查记	旬dsF	PIC	33	FJ	64	GP	30	6住	<u>با</u> ل	Ì	う								
	ate	0000000	0000 00	0000 0000	0000 0000	0000 0000	0000 00	0000 0000	0000 00	0000 0000	0000 0000	0000 00	0000 00	0000 00	0000 00			All Resets	FGFF
	Reset State	0000 0000 0000 0000	0000 0000	0000	0000	0000	0000 0000 0000	0000	0000 0000 0000	0000	0000	0000 0000 0000	0000 0000 0000	0000 0000	0000 0000 0000 0000			Bit 0	TRISA0
		-	0000	0000	ر 0000	0000		0000	0000	0000	0000	0000	0000	0000	0000			Bit 1	TRISA1
	Bit 0	COFSM0			тмртү	TSE0	RSE0											Bit 2	TRISA2
	Bit 1	COFSM1	WS<3:0>		TUNF	13E1	RSE1											Bit 3	TRISA3
	Bit 2		>		RFUL	TSE2	RSE2											Bit 4	TRISA4
	Bit 3				ROV	TSE3	RSE3												
	Bit 4	Ι	Ι		I	TSE4	RSE4											Bit 5	TRISA5
	Bit 5	DJST		1:0>	Ι	TSE5	RSE5											Bit 6	TRISA6
	Bit 6	UNFM CSDOM	3<3:0>	BCG<11:0>	Ι	1SE6	93SA	ster	ster	ster	ster	ster	ster	ster	ster			Bit 7	TRISA7
	Bit 7	UNFM	COFSG<3:0>		Ι	TSE7	RSE7	ata Regis	ata Regis	ata Regis	ata Regis	ata Regi	ata Regi	ata Regi	ata Regi			Bit 8	
	Bit 8	COFSD			SLOT0	TSE8	RSE8	Receive Buffer #0 Data Register	Receive Buffer #1 Data Register	Receive Buffer #2 Data Register	Receive Buffer #3 Data Register	Transmit Buffer #0 Data Register	Transmit Buffer #1 Data Register	Transmit Buffer #2 Data Register	Transmit Buffer #3 Data Register	lds.			
	Bit 9	CSCKE	I		SLOT1	TSE9	RSE9	ceive Bu	ceive Bu	ceive Bu	ceive Bu	ansmit Bı	ansmit Bı	ansmit Bı	ansmit Bı	ter bit fie		Bit 9	TRISA9
	Bit 10	CSCKD C	BLENO		SLOT2 S	TSE10 1	RSE10 F	Re	Re	Re	Re	Tra	Tra	Tra	Tra	is of regis		Bit 10	TRISA10
		-														lescription		Bit 11	I
	Bit 11	DLOOP	BLEN1		SLOT3	2 TSE11	2 RSE11									<i>ual"</i> for d	(Bit 12	A12
•	Bit 12	Ι	Ι	I	I	TSE12	RSE12									ice Man	AP ⁽¹		3 TRISA12
ER MAP	Bit 13	DCISIDL	I	I	Ι	TSE13	RSE13									s 'o'. ily Referen	STER N	Bit 13	TRISA13
DCI REGISTER MAP	Bit 14		1		1	TSE14	RSE14									— = unimplemented, read as '0'. Refer to the "dsPIC33F Family Reference Manual" for descriptions of register bit fields.	PORTA REGISTER MAP ⁽¹⁾	Bit 14	TRISA14
DCI RI	Bit 15	DCIEN	1	1		TSE15	RSE15									mplement the "dsPl	PORT	Bit 15	TRISA15
	Addr.	0280	0282	0284	0286	0288	028C	0290	0292	0294	0296	0298	029A	029C	029E	— = uni Refer to	-25:	Addr	02C0
TABLE 4-24:	SFR Name	DCICON1	DCICON2	DCICON3	DCISTAT	TSCON	RSCON	RXBUF0	RXBUF1	RXBUF2	RXBUF3	TXBUF0	TXBUF1	TXBUF2	TXBUF3	Legend: Note 1:	TABLE 4-25 :	File Name	TRISA

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices. Legend:

F6FF XXXX XXXXX 0000

> LATA0 **ODCA0**

LATA1 RA1

ODCA1

ODCA2 LATA2 RA2

ODCA3 LATA3 RA3

ODCA4 LATA4 RA4

ODCA5 LATA5 RA5

I

I

I

I

I

LATA6 RA6

LATA7 RA7

LATA9 RA9

LATA10 RA10

LATA12 RA12

LATA13 RA13

> LATA14 ODCA14

RA14

02C2 02C4 06C0

PORTA

LATA

I

I

ODCA15 LATA15 RA15

ODCA⁽²⁾

I Ι

T L T L

RA0

The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams. ÷ Note

PORTB REGISTER MAP⁽¹⁾ **TABLE 4-26:**

File Name	Addr	ile Name Addr Bit 15 Bit 14	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C6	02C6 TRISB15 TRISB14 TRISB13 TRISB12	TRISB14	TRISB13	TRISB12	TRISB11	TRISB11 TRISB10 TRISB9 TRISB8 TRISB7	TRISB9	TRISB8	TRISB7	TRISB6 TRISB5 TRISB4 TRISB3 TRISB2 TRISB1 TRISB0	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFF
PORTB	02C8	02C8 RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RBO	XXXX
LATB	02CA	02CA LATB15 LATB14 LATB13 LATB12	LATB14	LATB13	LATB12	LATB11	ATB11 LATB10 LATB9	LATB9	LATB8 LATB7		LATB6 LATB5	LATB5	LATB4 LATB3 LATB2 LATB1	LATB3	LATB2	LATB1	LATB0	XXXX

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices. The actual set of *I/O* port pins varies from one device to another. Please refer to the corresponding pinout diagrams. Legend: Note 1:

DS70286C-page 58

jus.		1	JU	10.	1 300 兴应						1		Π			1
	All Resets	FOIE	XXXX	XXXX		All Resets	FFFF	XXXX	XXXX	0000		All Resets	00FF	XXXX	XXXX	
	Bit 0	I		Ι		Bit 0	TRISD0	RD0	LATD0	ODCD0		Bit 0	TRISE0	RE0	LATE0	
	Bit 1	TRISC1	RC1	LATC1		Bit 1	TRISD1	RD1	LATD1	ODCD1		Bit 1	TRISE1	RE1	LATE1	
	Bit 2	TRISC2	RC2	LATC2		Bit 2	TRISD2	RD2	LATD2	ODCD2		Bit 2	TRISE2	RE2	LATE2	
	Bit 3	TRISC3	RC3	LATC3		Bit 3	TRISD3	RD3	LATD3	ODCD3		Bit 3	TRISE3	RE3	LATE3	
	Bit 4	TRISC4	RC4	LATC4		Bit 4	5 TRISD4	RD4	LATD4	ODCD4		Bit 4	TRISE4	RE4	LATE4	
	Bit 5	1	Ι	I	ces.	Bit 5	6 TRISD5	RD5	LATD5	3 ODCD5	ces.	Bit 5	TRISE5	RE5	LATE5	ces.
	Bit 6				nHigh devi grams.	Bit 6	7 TRISD6	RD6	7 LATD6	7 ODCD6	nHigh devic grams.	Bit 6	TRISE6	RE6	LATE6	nHigh devic grams.
	Bit 7	1			simal for Pii pinout dia	Bit 7	8 TRISD7	RD7	3 LATD7	8 ODCD7	simal for Pi pinout dia	Bit 7	TRISE7	RE7	LATE7	imal for Pi
	Bit 8	1		Ι	in hexadeo esponding	Bit 8	9 TRISD8	RD8) LATD8	9 ODCD8	in hexadec esponding	Bit 8	1	I	I	in hexaded esponding
	Bit 9				are shown to the corr	Bit 9	0 TRISD9	RD9	LATD9	ODCD9	are shown to the corr	Bit 9	1			are shown to the corr
	Bit 10				set values a lease refer	Bit 10	TRISD10	RD10	LATD10	ODCD10	set values a lease refer	Bit 10	1	1		set values a lease refer
	Bit 11 E		-		l as 'o'. Re another. P	Bit 11	TRISD11	RD11	LATD11	ODCD11	l as 'o'. Re another. P	Bit 11	1	1		l as 'o'. Re another. P
(1)c	Bit 12 E	TRISC12	RC12	LATC12	iented, read ie device to o(1)	Bit 12	TRISD12	RD12	LATD12	ODCD12	iented, read ie device to o(1)	7		1	1	iented, read
ER MA	Bit 13	TRISC13 TF	RC13	LATC13 L	= unimplen iries from oi 'ER MAI	28: POKID REGISI EK MAPUT Addr Bit 15 Bit 13 Bit 12 Bit 11 Bit 10 Bit 10 Bit 13 Bit 13 Bit 14 Bit 14 Bit 15 Bit 14 Bit 13 Bit 14 Bit 14 Bit 15 Bit 14 Bit 13 Bit 11 RISD10 RISD10 RISD13 RISD13 RISD13 RISD12 RISD10 RISD10 RISD13 RISD13 RISD12 RD110 RISD10 RISD10 RISD13 RISD13 RISD13 RISD12 RD111 RD100 RD39 RISD3 RISD7 RISD6 02D6 ADD15 ADD14 DDD13 ADD12 DDD11 DDD10 DDD3 DD3 DD3	= unimplen ries from or									
REGIST	Bit 14	TRISC14 T	RC14	LATC14 L	n Reset, — port pins va REGIST	Bit 14	TRISD14	RD14	LATD14	ODCD14 ODCD14 On Reset, O port pins var Bit 14 E Bit 14 E	n Reset, — oort pins va					
PORTC REGISTER MAP ⁽¹⁾	Bit 15	TRISC15 T	RC15	LATC15 L	 x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices. The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams. 28: PORTD REGISTER MAP⁽¹⁾ 	PORTD REGISTER MAP ⁽¹⁾ Bit 15 Bit 14 Bit 13 Bi TRISD15 TRISD14 TRISD13 TRI TRISD15 TRISD14 TRISD13 IA RD15 RD14 LATD13 LA ODCD15 ODCD14 ODCD13 OD own value on Reset, = unimplemente al set of I/O port pins varies from one de Ist 15 Bit 14 Bit 13 Bit 13 Bit 15 Bit 14 Bit 13 Bit 13		x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices. The actual set of <i>I/O</i> port pins varies from one device to another. Please refer to the corresponding pinout diagrams.								
	Addr	02CC 1	02CE	02D0 I	x = unkno The actua	Addr	02D2	02D4	02D6	06D2	x = unkno The actua	L	02D8	02DA	02DC	x = unkno The actua
TABLE 4-27 :	File Name	TRISC	PORTC	LATC	Legend: x = L Note 1: The TABLE 4-28:	File Name	TRISD	PORTD	LATD	ODCD	Legend: x=L Note 1: The TARIF A_20.	File Name	TRISE	PORTE	LATE	Legend: Note 1:
						I				-		L	<u></u>			· · -

PORTF REGISTER MAP⁽¹⁾ **TABLE 4-30:**

File Name	Addr	Bit 15	ile Name Addr Bit 15 Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISF	02DE	I	I	TRISF13 TRISF12	TRISF12	I	I	I	TRISF8	TRISF7	TRISF6	TRISF5	TRISF4 1	RISF3	TRISF2	TRISF1	TRISF0	31FF
PORTF	02E0			RF13	RF12		I		RF8	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0	XXXX
LATF	02E2	Ι		LATF13	ATF13 LATF12				LATF8	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	XXXX
ODCF	06DE			ODCF13	ODCF13 ODCF12				ODCF8	ODCF7	ODCF6	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0	0000

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices. The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams. Legend: Note 1:

DS70286C-page 59

查询dsPIC33FJ64GP306供应商

查询dsPIC33FJ64GP306供应商

) (1)	
MAI	
TER	
REGIS	
PORTG	
-31:	
TABLE 4	

File Name	Addr	File Name Addr Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 11 Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISG	02E4	02E4 TRISG15 TRISG14 TRISG13 TRISG12	TRISG14	TRISG13	TRISG12	I	I	TRISG9 TRISG8	TRISG8	TRISG7	TRISG6	1	1	TRISG3	TRISG2	TRISG3 TRISG2 TRISG1	TRISGO	F3CF
PORTG	02E6	RG15	RG14	RG13	RG12	I	I	RG9	RG8	RG7	RG6	1	I	RG3	RG2	RG1	RGO	XXXX
LATG	02E8	02E8 LATG15 LATG14 LATG13 LATG12	LATG14	LATG13	LATG12	I	I	LATG9	LATG8	LATG7 LATG6	LATG6	1	I	LATG3	LATG2	LATG2 LATG1	LATG0	XXXX
ODCG		06E4 0DCG15 0DCG14 0DCG13 0DCG12	ODCG14	ODCG13	ODCG12	I	I	ODCG9	ODCG8	ODCG7 ODCG6	ODCG6	1	I	ODCG3	ODCG2 ODCG1	ODCG1	ODCG0	0000
Legend: Note 1.	× = unk	Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices. Note 1. The actual set of UD not nine varies from one device to another Plasee refer to the corresponding ninout diarrams.	on Reset, —	- = unimplem	iented, read	as '0'. Res	set values	ad as 'o'. Reset values are shown in hexadecimal for PinHigh to another Please refer to the corresonnding binduit diagrams	in hexaded	simal for Pi	nHigh devid	ces.						
		וממו מכו כו ויי	י אימויר אוויס אי						Rinningdon	לוווסמו מומ	yıcı							

SYSTEM CONTROL REGISTER MAP **TABLE 4-32**:

-			_	_		_
	All Resets	(1) XXXXX	0300 (2)	3040	0030	0000
	Bit 0	POR	OSWEN			
	Bit 1	BOR	LPOSCEN OSWEN 0300(2)	<0		
	Bit 2	IDLE	I	PLLPRE<4:0>		TUN<5:0>
	Bit 3	SLEEP	CF	H	<	TUN
	Bit 4	WDTO	I		PLLDIV<8:0>	
	Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3	SWR SWDTEN WDTO SLEEP	LOCK	Ι	-	
	Bit 6	SWR	I	:T<1:0>		
	Bit 7	VREGS EXTR	CLKLOCK	PLLPOST<1:0>		Ι
	Bit 8	VREGS		<		
	Bit 9	I	NOSC<2:0>	FRCDIV<2:0>	-	
	Bit 11 Bit 10 Bit 9	I	2	ш	I	I
	Bit 11	I	Ι	DOZEN	Ι	Ι
	Bit 12	I	•		Ι	
	Bit 13	I	COSC<2:0>	DOZE<2:0>	Ι	Ι
	Bit 14	IOPUWR			Ι	
	Bit 15	0740 TRAPR IOPUWR		ROI		
	Addr	0740	0742	0744	0746	0748
	File Name Addr Bit 15 Bit 14 Bit 13 Bit 12	RCON	OSCCON 0742	CLKDIV 0744	PLLFBD 0746	OSCTUN 0748

= unimplemented, read as '0'. Reset values are shown in hexadecimal. x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexad, RCON register Reset values dependent on type of Reset. OSCCON register Reset values dependent on the FOSC Configuration bits and by type of Reset. Legend: Note 1:

ä

NVM REGISTER MAP TABLE 4-33:

NVMCON	0760	WR	WREN	WRERR	I	I	Ι	I		Ι	ERASE				NVMOF	VMOP<3:0>	0000(1)
NVMKEY	0766	Ι	Ι		I	I	-	I					NVMKEY<7:0:	Y<7:0>			0000
Legend:		own value	on Reset, –	\mathbf{x} = unknown value on Reset, — = unimplemented, read	mented, rea	ad as '0'. R	as '0'. Reset values are shown in hexadecimal	are shown	in hexaded	simal.							

Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset. ÷ Note

PMD REGISTER MAP **TABLE 4-34**:

File Name	Addr	File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4 Bit 3		Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	0770 T5MD T4MD T3MD T2MD T1MD	T4MD	T3MD	T2MD	T1MD	I	I	DCIMD	DCIMD I2C1MD U2MD U1MD SPI2MD SPI1MD C2MD C1MD AD1MD	UZMD	U1MD	SPI2MD	SPI1MD	C2MD	C1MD	AD1MD	0000
PMD2	0772	0772 IC8MD IC7MD IC6MD IC5MD IC4MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD	IC3MB IC2MB IC1MB OC8MB OC7MB OC6MB OC6MB OC5MB OC3MB OC2MB OC1MB 0000	OC7MD	OC6MD	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0774	0774 T9MD T8MD T7MD T6MD	T8MD	T7MD	T6MD		Ι	Ι	-	Ι	-	Ι	Ι		I	I2C2MD AD2MD	AD2MD	0000
Legend:		\mathbf{x} = unknown value on Reset, — = unimplemented, read	on Reset,	— = unimp	vlemented,	read as 'o'	. Reset val	as '0'. Reset values are shown in hexadecimal	wn in hexa	decimal.								

查询dsPIC33FJ64GP306供应商 4.2.7 SOFTWARE STACK

In addition to its use as a working register, the W15 register in the dsPIC33FJXXXGPX06/X08/X10 devices is also used as a software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 4-6. For a PC push during any CALL instruction, the MSb of the PC is zero-extended before the push, ensuring that the MSb is always clear.


Note:	A PC push during exception processing
	concatenates the SRL register to the MSb
	of the PC prior to the push.

The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word-aligned. Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. Thus, for example, if it is desirable to cause a stack error trap when the stack grows beyond address 0x2000 in RAM, initialize the SPLIM with the value 0x1FFE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.

FIGURE 4-6: CALL STACK FRAME



4.2.8 DATA RAM PROTECTION FEATURE

The dsPIC33F product family supports Data RAM protection features which enable segments of RAM to be protected when used in conjunction with Boot and Secure Code Segment Security. BSRAM (Secure RAM segment for BS) is accessible only from the Boot Segment Flash code when enabled. SSRAM (Secure RAM segment for RAM) is accessible only from the Secure Segment Flash code when enabled. See Table 4-1 for an overview of the BSRAM and SSRAM SFRs.

4.3 Instruction Addressing Modes

The addressing modes in Table 4-35 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions are somewhat different from those in the other instruction types.

4.3.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

4.3.2 MCU INSTRUCTIONS

The 3-operand MCU instructions are of the form:

Operand 3 = Operand 1 < function> Operand 2

where Operand 1 is always a working register (i.e., the addressing mode can only be register direct) which is referred to as Wb. Operand 2 can be a W register, fetched from data memory, or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- · Register Indirect
- · Register Indirect Post-Modified
- · Register Indirect Pre-Modified
- 5-bit or 10-bit Literal

Note:	Not	all	instructions	support	all	the
	addr	essii	ng modes give	n above. I	ndivi	dual
	instr	uctio	ns may suppo	rt differen	t sub	sets
	of th	ese a	addressing mo	odes.		

查询dsPIC33FJ64GP306供应商

TABLE 4-35: FUNDAMENTAL ADDRESSING MODES SUPPORTED

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the EA.
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

4.3.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions and the DSP accumulator class of instructions provide a greater degree of addressing flexibility than other instructions. In addition to the Addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note:	For the MOV instructions, the Addressing							
	mode specified in the instruction can differ							
	for the source and destination EA.							
	However, the 4-bit Wb (Register Offset)							
	field is shared between both source and							
	destination (but typically only used by							
	one).							

In summary, the following Addressing modes are supported by move and accumulator instructions:

- Register Direct
- · Register Indirect
- Register Indirect Post-modified
- · Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note:	Not	all	instructions	support	all	the			
	Addr	essi	ng modes give	en above. I	ndivi	idual			
	instr	instructions may support different subsets							
	of th	ese /	Addressing mo	odes.					

4.3.4 MAC INSTRUCTIONS

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY.N, MOVSAC and MSC), also referred to as MAC instructions, utilize a simplified set of addressing modes to allow the user to effectively manipulate the data pointers through register indirect tables.

The 2-source operand prefetch registers must be members of the set {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU and W10 and W11 will always be directed to the Y AGU. The effective addresses generated (before and after modification) must, therefore, be valid addresses within X data space for W8 and W9 and Y data space for W10 and W11.

Note:	Register	Indirect	with	Register	Offset			
	Addressing mode is only available for W9							
	(in X spac	ce) and W	/11 (in	Y space).				

In summary, the following addressing modes are supported by the ${\tt MAC}$ class of instructions:

- Register Indirect
- Register Indirect Post-Modified by 2
- Register Indirect Post-Modified by 4
- Register Indirect Post-Modified by 6
- · Register Indirect with Register Offset (Indexed)

4.3.5 OTHER INSTRUCTIONS

Besides the various addressing modes outlined above, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD Acc, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

4.4 Modulo Addressing

Modulo Addressing mode is a method of providing an automated means to support circular data buffers using hardware. The objective is to remove the need for software to perform data address boundary checks when executing tightly looped code, as is typical in many DSP algorithms.

Modulo Addressing can operate in either data or program space (since the data pointer mechanism is essentially the same for both). One circular buffer can be supported in each of the X (which also provides the pointers into program space) and Y data spaces. Modulo Addressing

查询dsPIC33FJ64GP306供应商

can operate on any W register pointer. However, it is not advisable to use W14 or W15 for Modulo Addressing since these two registers are used as the Stack Frame Pointer and Stack Pointer, respectively.

In general, any particular circular buffer can only be configured to operate in one direction as there are certain restrictions on the buffer start address (for incrementing buffers), or end address (for decrementing buffers), based upon the direction of the buffer.

The only exception to the usage restrictions is for buffers which have a power-of-2 length. As these buffers satisfy the start and end address criteria, they may operate in a bidirectional mode (i.e., address boundary checks will be performed on both the lower and upper address boundaries).

4.4.1 START AND END ADDRESS

The Modulo Addressing scheme requires that a starting and ending address be specified and loaded into the 16-bit Modulo Buffer Address registers: XMODSRT, XMODEND, YMODSRT and YMODEND (see Table 4-1).

Note: Y space Modulo Addressing EA calculations assume word sized data (LSb of every EA is always clear).

The length of a circular buffer is not directly specified. It is determined by the difference between the corresponding start and end addresses. The maximum possible length of the circular buffer is 32K words (64 Kbytes).


4.4.2 W ADDRESS REGISTER SELECTION

The Modulo and Bit-Reversed Addressing Control register, MODCON<15:0>, contains enable flags as well as a W register field to specify the W Address registers. The XWM and YWM fields select which registers will operate with Modulo Addressing. If XWM = 15, X RAGU and X WAGU Modulo Addressing is disabled. Similarly, if YWM = 15, Y AGU Modulo Addressing is disabled.

The X Address Space Pointer W register (XWM), to which Modulo Addressing is to be applied, is stored in MODCON<3:0> (see Table 4-1). Modulo Addressing is enabled for X data space when XWM is set to any value other than '15' and the XMODEN bit is set at MODCON<15>.

The Y Address Space Pointer W register (YWM) to which Modulo Addressing is to be applied is stored in MODCON<7:4>. Modulo Addressing is enabled for Y data space when YWM is set to any value other than '15' and the YMODEN bit is set at MODCON<14>.

FIGURE 4-7: MODULO ADDRESSING OPERATION EXAMPLE



查询dsPIC33FJ64GP306供应商 4.4.3 MODULO ADDRESSING APPLICABILITY

Modulo Addressing can be applied to the Effective Address (EA) calculation associated with any W register. It is important to realize that the address boundaries check for addresses less than, or greater than, the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes may, therefore, jump beyond boundaries and still be adjusted correctly.

Note: The modulo corrected effective address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the effective address. When an address offset (e.g., [W7+W2]) is used, Modulo Address correction is performed but the contents of the register remain unchanged.

4.5 Bit-Reversed Addressing

Bit-Reversed Addressing mode is intended to simplify data re-ordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which may be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

4.5.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing mode is enabled when:

- BWM bits (W register selection) in the MODCON register are any value other than '15' (the stack cannot be accessed using Bit-Reversed Addressing).
- 2. The BREN bit is set in the XBREV register.
- 3. The addressing mode used is Register Indirect with Pre-Increment or Post-Increment.

If the length of a bit-reversed buffer is $M = 2^N$ bytes, the last 'N' bits of the data buffer start address must be zeros.

XB<14:0> is the Bit-Reversed Address modifier, or 'pivot point', which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.

Note:	All bit-reversed EA calculations assume
	word sized data (LSb of every EA is
	always clear). The XB value is scaled
	accordingly to generate compatible (byte)
	addresses.

When enabled, Bit-Reversed Addressing is only executed for Register Indirect with Pre-Increment or Post-Increment Addressing and word sized data writes. It will not function for any other addressing mode or for byte sized data and normal addresses are generated instead. When Bit-Reversed Addressing is active, the W Address Pointer is always added to the address modifier (XB) and the offset associated with the Register Indirect Addressing mode is ignored. In addition, as word sized data is a requirement, the LSb of the EA is ignored (and always clear).

Note:	Modulo Addressing and Bit-Reversed
	Addressing should not be enabled
	together. In the event that the user attempts
	to do so, Bit-Reversed Addressing will
	assume priority when active for the X
	WAGU and X WAGU Modulo Addressing
	will be disabled. However, Modulo
	Addressing will continue to function in the X
	RAGU.

If Bit-Reversed Addressing has already been enabled by setting the BREN (XBREV<15>) bit, then a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the bit-reversed pointer.




TABLE 4-36 :	BIT-REVERSED ADDRESS SEQUENCE (16-ENTRY)
	BIT REVERSED ADDRESS SEGULITOE	

							,		
		Norm	al Addres	s			Bit-Rev	versed Ad	dress
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	0	0	0	8
0	0	1	0	2	0	1	0	0	4
0	0	1	1	3	1	1	0	0	12
0	1	0	0	4	0	0	1	0	2
0	1	0	1	5	1	0	1	0	10
0	1	1	0	6	0	1	1	0	6
0	1	1	1	7	1	1	1	0	14
1	0	0	0	8	0	0	0	1	1
1	0	0	1	9	1	0	0	1	9
1	0	1	0	10	0	1	0	1	5
1	0	1	1	11	1	1	0	1	13
1	1	0	0	12	0	0	1	1	3
1	1	0	1	13	1	0	1	1	11
1	1	1	0	14	0	1	1	1	7
1	1	1	1	15	1	1	1	1	15

查询dsPIC33FJ64GP306供应商

4.6 Interfacing Program and Data Memory Spaces

The dsPIC33FJXXXGPX06/X08/X10 architecture uses a 24-bit wide program space and a 16-bit wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the dsPIC33FJXXXGPX06/X08/X10 architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. It can only access the least significant word of the program word.

4.6.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).


For remapping operations, the 8-bit Program Space Visibility register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.

Table 4-37 and Figure 4-9 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, whereas D<15:0> refers to a data space word.

TABLE 4-37: PROGRAM SPACE ADDRESS CONSTRUCTION

	Access	Program Space Address						
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>		
Instruction Access	User	0 PC<22:1>				0		
(Code Execution)		0xx xxxx xxxx xxxx xxxx xxx0						
TBLRD/TBLWT	User	TBLPAG<7:0>			Data EA<15:0>			
(Byte/Word Read/Write)		0xxx xxxx xxxx xxxx xxxx						
	Configuration	TB	LPAG<7:0>	Data EA<15:0>				
		1xxx xxxx xxxx xxxx xxx xx						
Program Space Visibility	Space Visibility User		PSVPAG<7	' :0>	> Data EA<14:0> ⁽¹⁾			
(Block Remap/Read)		0	XXXX XXXX		xxx xxxx xxxx xxxx			

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.



查询dsPIC33FJ64GP306供应商 4.6.2 DATA ACCESS FROM PROGRAM

MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit word wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word and TBLRDH and TBLWTH access the space which contains the upper data byte.

Two table instructions are provided to move byte or word sized (16-bit) data to and from program space. Both function as either byte or word operations.

TBLRDL (Table Read Low): In Word mode, it 1. maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).


In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'.

2. TBLRDH (Table Read High): In Word mode, it maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom byte', will always be '0'.

In Byte mode, it maps the upper or lower byte of the program word to D<7:0> of the data address, as above. Note that the data will always be '0' when the upper 'phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in Section 5.0 "Flash Program Memory".

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.



ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS FIGURE 4-10:

查询dsPIC33FJ64GP306供应商

4.6.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access of stored constant data from the data space without the need to use special instructions (i.e., TBLRDL/H).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. Note that by incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add an additional cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address, 8000h and higher, maps directly into a corresponding program memory address (see Figure 4-11), only the lower 16 bits of the 24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note: PSV access is temporarily disabled during table reads/writes.


For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, which are executed inside a REPEAT loop, there will be some instances that require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction accessing data, using PSV, to execute in a single cycle.

FIGURE 4-11: PROGRAM SPACE VISIBILITY OPERATION



查询dsPIC33FJ64GP306供应商 NOTES:

查询dsPIC33FJ64GP306供应商 FLASH PROGRAM MEMORY 5.0

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 5. "Flash

Programming" (DS70191) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The dsPIC33FJXXXGPX06/X08/X10 devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- 1. In-Circuit Serial Programming[™] (ICSP[™]) programming capability
- Run-Time Self-Programming (RTSP) 2.

ICSP allows a dsPIC33FJXXXGPX06/X08/X10 device to be serially programmed while in the end application circuit. This is simply done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGECx/PGEDx), and three other lines for power (VDD), ground (Vss) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then

program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user can write program memory data either in blocks or 'rows' of 64 instructions (192 bytes) at a time or a single program memory word, and erase program memory in blocks or 'pages' of 512 instructions (1536 bytes) at a time.

5.1 **Table Instructions and Flash** Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits<7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.




FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS

查询dsPIC33FJ64GP306供应商 5.2 RTSP Operation

The dsPIC33FJXXXGPX06/X08/X10 Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user to erase a page of memory, which consists of eight rows (512 instructions) at a time, and to program one row or one word at a time. Table 25-12 illustrates typical erase and programming times. The 8-row erase pages and single row write rows are edge-aligned, from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers in sequential order. The instruction words loaded must always be from a group of 64 boundary.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register. A total of 64 TBLWTL and TBLWTH instructions are required to load the instructions.

All of the table write operations are single-word writes (two instruction cycles) because only the buffers are written. A programming cycle is required for programming each row.

5.3 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.

The programming time depends on the FRC accuracy (see Table 25-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). Use the following formula to calculate the minimum and maximum values for the Row Write Time, Page Erase Time and Word Write Cycle Time parameters (see Table 25-12).

EQUATION 5-1: PROGRAMMING TIME

For example, if the device is operating at +85°C, the FRC accuracy will be $\pm 2\%$. If the TUN<5:0> bits (see Register 9-4) are set to `b111111, the Minimum Row Write Time is:

$$T_{RW} = \frac{11064 \text{ Cycles}}{7.37 \text{ MHz} \times (1 + 0.02) \times (1 - 0.00375)} = 1.48 \text{ms}$$

and, the Maximum Row Write Time is:

$$T_{RW} = \frac{11064 \ Cycles}{7.37 \ MHz \times (1 - 0.02) \times (1 - 0.00375)} = 1.54 ms$$

Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

5.4 Control Registers

There are two SFRs used to read and write the program Flash memory:

- NVMCON: Flash Memory Control Register
- NVMKEY: Non-Volatile Memory Key Register

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY (Register 5-2) is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 55h and AAh to the NVMKEY register. Refer to **Section 5.3 "Programming Operations"** for further details.

R/SO-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	U-0	U-0	U-0	U-0	U-(
WR	WREN	WRERR	_	—		—	
bit 15							
U-0	R/W-0 ⁽¹⁾	U-0	U-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-
	ERASE	_			NVMO	⊃< <u>3:0>(2)</u>	
bit 7							
Legend:		SO = Settable	only bit				
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15	cleared I	a Flash memor	ce operatior	or erase operation is complete olete and inactive		on is self-timed	and the
bit 14		e Enable bit Flash program/e ash program/er					
bit 13	 WRERR: Write Sequence Error Flag bit 1 = An improper program or erase sequence attempt or termination has occurred (bit is set automatically on any set attempt of the WR bit) 0 = The program or erase operation completed normally 						
bit 12-7	Unimplemer	ted: Read as '	כ'				
bit 6	ERASE: Eras	se/Program Ena	able bit				
				ed by NVMOP<3 cified by NVMOP			
bit 5-4	•	ted: Read as '					
bit 3-0	If ERASE = 1 1111 = Mem 110 = Rese 1101 = Erase 100 = Erase 1011 = Rese 0011 = No o 0010 = Mem 0001 = No o	ory bulk erase o rved e General Segn e Secure Segm rved peration ory page erase	operation nent ent operation				
	0010 = No o 0001 = Mem	Deration rved beration beration rved ory word progra	n operation				

查询dsPIC33FJ64GP306供应商

REGISTER 5-2: NVMKEY: NON-VOLATILE MEMORY KEY REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
			NVMK	EY<7:0>			
bit 7							bit 0

Legend:	SO = Settable only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **NVMKEY<7:0>:** Key Register (Write Only) bits

查询dsPIC33FJ64GP306供应商

5.4.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 5-1):
 - a) Set the NVMOP bits (NVMCON<3:0>) to '0010' to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
 - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
 - c) Write 55h to NVMKEY.
 - d) Write AAh to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-2).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write #0x55 to NVMKEY.
 - c) Write #0xAA to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-3.

EXAMPLE 5-1: ERASING A PROGRAM MEMORY PAGE

; Set up NVMCON for block erase operation	
MOV #0x4042, W0	;
MOV W0, NVMCON	; Initialize NVMCON
; Init pointer to row to be ERASED	
MOV #tblpage(PROG_ADDR), W0	;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #tbloffset(PROG_ADDR), W0	; Initialize in-page EA[15:0] pointer
TBLWTL W0, [W0]	; Set base address of erase block
DISI #5	; Block all interrupts with priority <7
	; for next 5 instructions
MOV #0x55, W0	
MOV W0, NVMKEY	; Write the 55 key
MOV #0xAA, W1	;
MOV W1, NVMKEY	; Write the AA key
BSET NVMCON, #WR	; Start the erase sequence
NOP	; Insert two NOPs after the erase
NOP	; command is asserted

查询dsPIC33FJ64GP306供应商 EXAMPLE 5-2: LOADING THE WRITE BUFFERS

_			
;	Set up NVMCO	N for row programming operation	S
	MOV	#0x4001, W0	;
	MOV	W0, NVMCON	; Initialize NVMCON
;	Set up a poi	nter to the first program memory	y location to be written
;	program memo	ry selected, and writes enabled	
	MOV	#0x0000, W0	;
	MOV	W0, TBLPAG	; Initialize PM Page Boundary SFR
	MOV	#0x6000, W0	; An example program memory address
;	Perform the	TBLWT instructions to write the	latches
;	0th_program_	word	
	MOV	#LOW_WORD_0, W2	;
	MOV	#HIGH_BYTE_0, W3	;
	TBLWTL	W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
;	lst_program_	word	
	MOV	#LOW_WORD_1, W2	;
	MOV	#HIGH_BYTE_1, W3	;
	TBLWTL	W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
;	2nd_program	_word	
	MOV	#LOW_WORD_2, W2	;
	MOV	#HIGH_BYTE_2, W3	;
		W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
	•		
	•		
	•		
;	63rd_program	_word	
1	MOV	#LOW_WORD_31, W2	;
1	MOV	#HIGH_BYTE_31, W3	;
1		W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch

EXAMPLE 5-3: INITIATING A PROGRAMMING SEQUENCE

DISI		; Block all interrupts with priority <7 ; for next 5 instructions
MOV	#0x55, W0	
MOV	W0, NVMKEY	; Write the 55 key
MOV	#0xAA, W1	;
MOV	W1, NVMKEY	; Write the AA key
BSET	NVMCON, #WR	; Start the erase sequence
NOP		; Insert two NOPs after the
NOP		; erase command is asserted

查询dsPIC33FJ64GP306供应商 6.0 RESET

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 8**. "**Reset**" (DS70192) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- · POR: Power-on Reset
- · BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDT: Watchdog Timer Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Opcode and Uninitialized W Register Reset

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of Reset will make the SYSRST signal active. Many registers associated with the CPU and peripherals are forced to a known Reset state. Most registers are unaffected by a Reset; their status is unknown on POR and unchanged by all other Resets.


Note: Refer to the specific peripheral or CPU section of this manual for register Reset states.

All types of device Reset will set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1). A POR will clear all bits, except for the POR bit (RCON<0>), that are set. The user can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.

FIGURE 6-1: RESET SYSTEM BLOCK DIAGRAM



查询dsPIC33FJ64GP306供应商 REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾

R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0
TRAPR	IOPUWR	—	_	—	—	—	VREGS
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR
bit 7				-			bit
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
bit 15	1 = A Trap Co	Reset Flag bit onflict Reset has		d			
bit 14	1 = An illega Address	gal Opcode or l I opcode detec Pointer caused I opcode or unir	tion, an illeo a Reset	gal address mo	ode or uninitial	ized W regist	er used as a
bit 13-9	bit 13-9 Unimplemented: Read as '0'						
bit 8	VREGS: Voltage Regulator Standby During Sleep bit						
	 1 = Voltage regulator is active during Sleep 0 = Voltage regulator goes into Standby mode during Sleep 						
bit 7	EXTR: External Reset (MCLR) Pin bit						
		Clear (pin) Res Clear (pin) Res					
bit 6		re Reset (Instru					
		instruction has					
		instruction has					
bit 5	SWDTEN: So 1 = WDT is ei 0 = WDT is di		Disable of W	DT bit ⁽²⁾			
bit 4	WDTO: Watc	hdog Timer Tim	e-out Flag bi	it			
		e-out has occurr e-out has not oc					
bit 3	SLEEP: Wake	e-up from Sleep	Flag bit				
	1 = Device has been in Sleep mode 0 = Device has not been in Sleep mode						
bit 2	IDLE: Wake-u	up from Idle Flag	g bit				
	1 = Device was in Idle mode 0 = Device was not in Idle mode						
bit 1	BOR: Brown-out Reset Flag bit						
	1 = A Brown-out Reset has occurred 0 = A Brown-out Reset has not occurred						
bit 0	POR: Power-	on Reset Flag b	bit				
		on Reset has o	ccurred				

cause a device Reset.

2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

查询dsPIC33FJ64GP306供应商 TABLE 6-1: RESET FLAG BIT OPERATION

TABLE 0-1. REGETTERS BIT OF ERATION					
Flag Bit	Setting Event	Clearing Event			
TRAPR (RCON<15>)	Trap conflict event	POR, BOR			
IOPUWR (RCON<14>)	Illegal opcode or uninitialized W register access	POR, BOR			
EXTR (RCON<7>)	MCLR Reset	POR			
SWR (RCON<6>)	RESET instruction	POR, BOR			
WDTO (RCON<4>)	WDT time-out	PWRSAV instruction, POR, BOR			
SLEEP (RCON<3>)	PWRSAV #SLEEP instruction	POR, BOR			
IDLE (RCON<2>)	PWRSAV #IDLE instruction	POR, BOR			
BOR (RCON<1>)	BOR, POR	—			
POR (RCON<0>)	POR	—			

Note: All Reset flag bits may be set or cleared by the user software.

6.1 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen, as shown in Table 6-2. If clock switching is disabled, the system clock source is always selected according to the oscillator Configuration bits. Refer to **Section 9.0 "Oscillator Configuration"** for further details.

TABLE 6-2:OSCILLATOR SELECTION VSTYPE OF RESET (CLOCK
SWITCHING ENABLED)

Reset Type	Clock Source Determinant
POR	Oscillator Configuration bits
BOR	(FNOSC<2:0>)
MCLR	COSC Control bits
WDTR	(OSCCON<14:12>)
SWR	

6.2 Device Reset Times

The Reset times for various types of device Reset are <u>summarized</u> in Table 6-3. The system Reset signal, SYSRST, is released after the POR and PWRT delay times expire.

The time at which the device actually begins to execute code also depends on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable SYSRST delay times.

The FSCM delay determines the time at which the FSCM begins to monitor the system clock source after the SYSRST signal is released.

查询dsPIC33FJ64GP306供应商 TABLE 6-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS

Reset Type	Clock Source	SYSRST Delay	System Clock Delay	FSCM Delay	Notes
POR	EC, FRC, LPRC	TPOR + TSTARTUP + TRST	—	_	1, 2, 3
	ECPLL, FRCPLL	TPOR + TSTARTUP + TRST	TLOCK	TFSCM	1, 2, 3, 5, 6
	XT, HS, SOSC	TPOR + TSTARTUP + TRST	Tost	TFSCM	1, 2, 3, 4, 6
	XTPLL, HSPLL	TPOR + TSTARTUP + TRST	TOST + TLOCK	TFSCM	1, 2, 3, 4, 5, 6
BOR	EC, FRC, LPRC	TSTARTUP + TRST	—		3
	ECPLL, FRCPLL	TSTARTUP + TRST	TLOCK	TFSCM	3, 5, 6
	XT, HS, SOSC	TSTARTUP + TRST	Tost	TFSCM	3, 4, 6
	XTPLL, HSPLL	TSTARTUP + TRST	TOST + TLOCK	TFSCM	3, 4, 5, 6
MCLR	Any Clock	Trst	_		3
WDT	Any Clock	TRST	—	_	3
Software	Any Clock	Trst	—	_	3
Illegal Opcode	Any Clock	TRST	—	_	3
Uninitialized W	Any Clock	Trst	—	_	3
Trap Conflict	Any Clock	Trst	—	—	3

Note 1: TPOR = Power-on Reset delay (10 μ s nominal).

- **2:** TSTARTUP = Conditional POR delay of 20 μs nominal (if on-chip regulator is enabled) or 64 ms nominal Power-up Timer delay (if regulator is disabled). TSTARTUP is also applied to all returns from powered-down states, including waking from Sleep mode, only if the regulator is enabled.
- 3: TRST = Internal state Reset time (20 μs nominal).
- **4:** TOST = Oscillator Start-up Timer. A 10-bit counter counts 1024 oscillator periods before releasing the oscillator clock to the system.
- **5**: TLOCK = PLL lock time (20 μs nominal).
- **6**: TFSCM = Fail-Safe Clock Monitor delay (100 μs nominal).

6.2.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) have a relatively long start-up time. Therefore, <u>one or more of the following conditions</u> is possible after SYSRST is released:

- The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer has not expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

6.2.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it begins to monitor the system clock source when SYSRST is released. If a valid clock source is not available at this time, the device automatically switches to the FRC oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine.

6.2.2.1 FSCM Delay for Crystal and PLL Clock Sources

When the system clock source is provided by a crystal oscillator and/or the PLL, a small delay, TFSCM, is automatically inserted after the POR and PWRT delay times. The FSCM does not begin to monitor the system clock source until this delay expires. The FSCM delay time is nominally 500 μ s and provides additional time for the oscillator and/or PLL to stabilize. In most cases, the FSCM delay prevents an oscillator failure trap at a device Reset when the PWRT is disabled.

6.3 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset, with the exception of two registers. The Reset value for the Reset Control register, RCON, depends on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, depends on the type of Reset and the programmed values of the oscillator Configuration bits in the FOSC Configuration register.

查询dsPIC33FJ64GP306供应商 7.0 INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 6.** "Interrupts" (DS70184) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The dsPIC33FJXXXGPX06/X08/X10 interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC33FJXXXGPX06/X08/X10 CPU. It has the following features:

- Up to 8 processor exceptions and software traps
- 7 user-selectable priority levels
- · Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- · Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The Interrupt Vector Table is shown in Figure 7-1. The IVT resides in program memory, starting at location 000004h. The IVT contains 126 vectors consisting of 8 nonmaskable trap vectors plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this priority is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the interrupt associated with vector 0 will take priority over interrupts at any other vector address.

dsPIC33FJXXXGPX06/X08/X10 devices implement up to 67 unique interrupts and 5 nonmaskable traps. These are summarized in Table 7-1 and Table 7-2.

7.1.1 ALTERNATE VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC33FJXXXGPX06/X08/X10 device clears its registers in response to a Reset, which forces the PC to zero. The digital signal controller then begins program execution at location 0x000000. The user programs a GOTO instruction at the Reset address which redirects program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

	Reset – GOTO Instruction Reset – GOTO Address	0x000000	
		0x000002	
	Reserved	0x000004	
	Oscillator Fail Trap Vector	0,000004	
	Address Error Trap Vector		
	Stack Error Trap Vector	-	
	Math Error Trap Vector	-	
	DMA Error Trap Vector	-	
	Reserved		
	Reserved		
	Interrupt Vector 0	0x000014]
	Interrupt Vector 1		
	~		
	~		
	~	1	
	Interrupt Vector 52	0x00007C	Interrupt Vector Table (IVT) ⁽¹⁾
	Interrupt Vector 53	0x00007E	
lity	Interrupt Vector 54	0x000080	
Lio	~		
L L	~		
Decreasing Natural Order Priority	~		
Ō	Interrupt Vector 116	0x0000FC	
Iral	Interrupt Vector 117	0x0000FE	
latı	Reserved	0x000100	
2	Reserved	0x000102	
sin	Reserved		
ea	Oscillator Fail Trap Vector		
ecr	Address Error Trap Vector		
Ω	Stack Error Trap Vector		
	Math Error Trap Vector		
	DMA Error Trap Vector		-
	Reserved	_	
	Reserved		
	Interrupt Vector 0	0x000114	
	Interrupt Vector 1	_	
	~	4	
	~		Alternate Interrupt Vector Table (AIVT) ⁽¹⁾
		0x000170	Alternate interrupt vector rable (AIVT)("
	Interrupt Vector 52	0x00017C 0x00017E	
	Interrupt Vector 53 Interrupt Vector 54	0x00017E 0x000180	
		0x000160	
	~	-1	
	~	-1	
	Interrupt Vector 116		<u> </u>
	Interrupt Vector 117	0x0001FE	
*	Start of Code	0x000200	

查询dsBIC33FJ64GP306供应管VECTORS

Vector Number	Interrupt Request (IRQ) Number	IVT Address	AIVT Address	Interrupt Source
8	0	0x000014	0x000114	INT0 – External Interrupt 0
9	1	0x000016	0x000116	IC1 – Input Compare 1
10	2	0x000018	0x000118	OC1 – Output Compare 1
11	3	0x00001A	0x00011A	T1 – Timer1
12	4	0x00001C	0x00011C	DMA0 – DMA Channel 0
13	5	0x00001E	0x00011E	IC2 – Input Capture 2
14	6	0x000020	0x000120	OC2 – Output Compare 2
15	7	0x000022	0x000122	T2 – Timer2
16	8	0x000024	0x000124	T3 – Timer3
17	9	0x000026	0x000126	SPI1E – SPI1 Error
18	10	0x000028	0x000128	SPI1 – SPI1 Transfer Done
19	11	0x00002A	0x00012A	U1RX – UART1 Receiver
20	12	0x00002C	0x00012C	U1TX – UART1 Transmitter
21	13	0x00002E	0x00012E	ADC1 – ADC 1
22	14	0x000030	0x000130	DMA1 – DMA Channel 1
23	15	0x000032	0x000132	Reserved
24	16	0x000034	0x000134	SI2C1 – I2C1 Slave Events
25	17	0x000036	0x000136	MI2C1 – I2C1 Master Events
26	18	0x000038	0x000138	Reserved
27	19	0x00003A	0x00013A	Change Notification Interrupt
28	20	0x00003C	0x00013C	INT1 – External Interrupt 1
29	21	0x00003E	0x00013E	ADC2 – ADC 2
30	22	0x000040	0x000140	IC7 – Input Capture 7
31	23	0x000042	0x000142	IC8 – Input Capture 8
32	24	0x000044	0x000144	DMA2 – DMA Channel 2
33	25	0x000046	0x000146	OC3 – Output Compare 3
34	26	0x000048	0x000148	OC4 – Output Compare 4
35	27	0x00004A	0x00014A	T4 – Timer4
36	28	0x00004C	0x00014C	T5 – Timer5
37	29	0x00004E	0x00014E	INT2 – External Interrupt 2
38	30	0x000050	0x000150	U2RX – UART2 Receiver
39	31	0x000052	0x000152	U2TX – UART2 Transmitter
40	32	0x000054	0x000154	SPI2E – SPI2 Error
41	33	0x000056	0x000156	SPI1 – SPI1 Transfer Done
42	34	0x000058	0x000158	C1RX – ECAN1 Receive Data Ready
43	35	0x00005A	0x00015A	C1 – ECAN1 Event
44	36	0x00005C	0x00015C	DMA3 – DMA Channel 3
45	37	0x00005E	0x00015E	IC3 – Input Capture 3
46	38	0x000060	0x000160	IC4 – Input Capture 4
47	39	0x000062	0x000162	IC5 – Input Capture 5
48	40	0x000064	0x000164	IC6 – Input Capture 6
49	41	0x000066	0x000166	OC5 – Output Compare 5
50	42	0x000068	0x000168	OC6 – Output Compare 6
51	43	0x00006A	0x00016A	OC7 – Output Compare 7
52	44	0x00006C	0x00016C	OC8 – Output Compare 8
53	45	0x00006E	0x00016E	Reserved

查询dsPIC33FJ64GP306供应商

TABLE 7-1:	INTERRUPT VECTORS (CONTINUED)

Vector Number	Interrupt Request (IRQ) Number	IVT Address	AIVT Address	Interrupt Source		
54	46	0x000070	0x000170	DMA4 – DMA Channel 4		
55	47	0x000072	0x000172	T6 – Timer6		
56	48	0x000074	0x000174	T7 – Timer7		
57	49	0x000076	0x000176	SI2C2 – I2C2 Slave Events		
58	50	0x000078	0x000178	MI2C2 – I2C2 Master Events		
59	51	0x00007A	0x00017A	T8 – Timer8		
60	52	0x00007C	0x00017C	T9 – Timer9		
61	53	0x00007E	0x00017E	INT3 – External Interrupt 3		
62	54	0x000080	0x000180	INT4 – External Interrupt 4		
63	55	0x000082	0x000182	C2RX – ECAN2 Receive Data Ready		
64	56	0x000084	0x000184	C2 – ECAN2 Event		
65	57	0x000086	0x000186	Reserved		
66	58	0x000088	0x000188	Reserved		
67	59	0x00008A	0x00018A	DCIE – DCI Error		
68	60	0x00008C	0x00018C	DCID – DCI Transfer Done		
69	61	0x00008E	0x00018E	DMA5 – DMA Channel 5		
70	62	0x000090	0x000190	Reserved		
71	63	0x000092	0x000192	Reserved		
72	64	0x000094	0x000194	Reserved		
73	65	0x000096	0x000196	U1E – UART1 Error		
74	66	0x000098	0x000198	U2E – UART2 Error		
75	67	0x00009A	0x00019A	Reserved		
76	68	0x00009C	0x00019C	DMA6 – DMA Channel 6		
77	69	0x00009E	0x00019E	DMA7 – DMA Channel 7		
78	70	0x0000A0	0x0001A0	C1TX – ECAN1 Transmit Data Request		
79	71	0x0000A2	0x0001A2	C2TX – ECAN2 Transmit Data Request		
80-125	72-117	0x0000A4-0x0000 FE	0x0001A4-0x0001 FE	Reserved		

TABLE 7-2: TRAP VECTORS

Vector Number	IVT Address	AIVT Address	Trap Source
0	0 0x000004		Reserved
1	1 0x000006		Oscillator Failure
2	2 0x00008		Address Error
3	0x00000A	0x00010A	Stack Error
4	0x0000C	0x00010C	Math Error
5	0x00000E	0x00010E	DMA Error Trap
6	6 0x000010		Reserved
7	7 0x000012		Reserved

查询dsPIC33FJ64GP306供应商

7.3 Interrupt Control and Status Registers

dsPIC33FJXXXGPX06/X08/X10 devices implement a total of 30 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFS0 through IFS4
- IEC0 through IEC4
- IPC0 through IPC17
- INTTREG

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

The IFS registers maintain all of the interrupt request flags. Each source of interrupt has a Status bit, which is set by the respective peripherals or external signal and is cleared via software.

The IEC registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals. The IPC registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into vector number (VECNUM<6:0>) and Interrupt level (ILR<3:0>) bit fields in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having vector number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0>, and the INT0IP bits in the first position of IPC0 (IPC0<2:0>).

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. The CPU STATUS register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU interrupt priority level. The user can change the current CPU priority level by writing to the IPL bits.

The CORCON register contains the IPL3 bit which, together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-1 through Register 7-32, in the following pages.

查询。PIC33FJ64CP306供应商TUS REGISTER⁽¹⁾

R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0
OA	OB	SA	SB	OAB	SAB	DA	DC
bit 15				·			bit 8
R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 ⁽²⁾	IPL1 ⁽²⁾	IPL0 ⁽²⁾	RA	N	OV	Z	С
bit 7							bit 0
Legend:							
C = Clear only bit R = Readable bit		bit	U = Unimplemented bit, read as '0'				
S = Set only bit	t	W = Writable b	/ritable bit -n = Value at POR				

bit 7-5

'1' = Bit is set

IPL<2:0>: CPU Interrupt Priority Level Status bits⁽²⁾

'0' = Bit is cleared

- 111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled
- 110 = CPU Interrupt Priority Level is 6 (14)
- 101 = CPU Interrupt Priority Level is 5 (13)
- 100 = CPU Interrupt Priority Level is 4 (12)
- 011 = CPU Interrupt Priority Level is 3 (11)
- 010 = CPU Interrupt Priority Level is 2 (10)
- 001 = CPU Interrupt Priority Level is 1 (9)
- 000 = CPU Interrupt Priority Level is 0 (8)

Note 1: For complete register details, see Register 3-1: "SR: CPU STATUS REGISTER".

2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.

x = Bit is unknown

3: The IPL<2:0> Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

REGISTER 7-2: CORCON: CORE CONTROL REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0
—	—	—	US	EDT		DL<2:0>	
bit 15		-					bit 8
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	PSV	RND	IF
bit 7							bit 0
Γ							
Legend:		C = Clear onl	y bit				
R = Readable	bit	W = Writable	bit	-n = Value at	POR	'1' = Bit is set	

bit 3

0' = Bit is cleared

IPL3: CPU Interrupt Priority Level Status bit 3(2)

'x = Bit is unknown

1 = CPU interrupt priority level is greater than 7

0 = CPU interrupt priority level is 7 or less

Note 1: For complete register details, see Register 3-2: "CORCON: CORE CONTROL REGISTER".

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

U = Unimplemented bit, read as '0'

查询<mark>REGISTER - 3:</mark> INTERRUPT CONTROL REGISTER 1

NSTDIS OVAERR OVBERR COVAERR COVBERR OVATE OVBTE bit 15	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15	COVTE	OVBTE	OVATE	COVBERR	COVAERR	OVBERR	OVAERR	NSTDIS
	bit 8							bit 15

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	—
bit 7							bit 0

Legend:										
R = Readab	le bit	W = Writable bit	U = Unimplemented bit,	read as '0'						
-n = Value at POR		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown						
bit 1 <i>5</i>	NETDIE	Interrupt Necting Dischle bit								
bit 15		Interrupt Nesting Disable bit upt nesting is disabled	l							
		upt nesting is enabled								
bit 14		: Accumulator A Overflow T	rap Flag bit							
	1 = Trap	was caused by overflow of A	Accumulator A							
	0 = Trap	was not caused by overflow	of Accumulator A							
bit 13		: Accumulator B Overflow T								
		was caused by overflow of A was not caused by overflow								
bit 12	-	R: Accumulator A Catastrop								
		was caused by catastrophic								
			bhic overflow of Accumulator A	Ą						
bit 11	COVBER	COVBERR: Accumulator B Catastrophic Overflow Trap Flag bit								
		was caused by catastrophic								
	0 = Trap v	was not caused by catastrop	phic overflow of Accumulator E	3						
bit 10		Accumulator A Overflow Tra	p Enable bit							
	1 = Trap (0 = Trap (overflow of Accumulator A disabled								
bit 9	OVBTE:	Accumulator B Overflow Tra	p Enable bit							
		overflow of Accumulator B								
h:+ 0	0 = Trap		Enchla hit							
bit 8		Catastrophic Overflow Trap	Accumulator A or B enabled							
	0 = Trap (
bit 7	•	RR: Shift Accumulator Error	Status bit							
		error trap was caused by ar								
	0 = Math	error trap was not caused b	y an invalid accumulator shift							
bit 6		: Arithmetic Error Status bit								
		error trap was caused by a error trap was not caused b								
bit 5		R: DMA Controller Error Sta	· ·							
on U		controller error trap has occ								
		controller error trap has not								
bit 4	MATHER	R: Arithmetic Error Status b	it							
		error trap has occurred								
	0 = Math	error trap has not occurred								

查询dsPIC33FJ64GP306供应商

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

bit 3	ADDRERR: Address Error Trap Status bit
	1 = Address error trap has occurred
	0 = Address error trap has not occurred
bit 2	STKERR: Stack Error Trap Status bit
	1 = Stack error trap has occurred
	0 = Stack error trap has not occurred
bit 1	OSCFAIL: Oscillator Failure Trap Status bit
	 = Oscillator failure trap has occurred
	0 = Oscillator failure trap has not occurred
bit 0	Unimplemented: Read as '0'

R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-(
ALTIVT	DISI	_	_	_	_	_		
bit 15	ł		I					
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W	
_	—		INT4EP	INT3EP	INT2EP	INT1EP	INT0	
bit 7	L				l			
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'		
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkr	nown	
bit 13-5 bit 4 bit 3	0 = DISI ins Unimplement INT4EP: Ext 1 = Interrupt 0 = Interrupt INT3EP: Ext		active ¹ 0' 4 Edge Detect ge ge 3 Edge Detect	-				
bit 2	0 = Interrupt	 INT3EP: External Interrupt 3 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on positive edge INT2EP: External Interrupt 2 Edge Detect Polarity Select bit 1 = Interrupt on positive edge 						
bit 1	<pre>0 = Interrupt INT1EP: Ext 1 = Interrupt</pre>	 1 = Interrupt on negative edge 0 = Interrupt on positive edge INT1EP: External Interrupt 1 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on positive edge 						
bit 0	INT0EP: Ext 1 = Interrupt	ernal Interrupt on negative ed on positive ed) Edge Detect ge	Polarity Selec	t bit			

查询dsPIC33FJ64GP306供应离 REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 DMA1IF AD1IF U1RXIF SPI1IF SPI1EIF T3IF U1TXIF bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 T2IF IC2IF OC2IF T1IF IC1IF **INT0IF** DMA01IF OC1IF bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14 DMA1IF: DMA Channel 1 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 13 AD1IF: ADC1 Conversion Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 12 **U1TXIF:** UART1 Transmitter Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 11 U1RXIF: UART1 Receiver Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 10 SPI1IF: SPI1 Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 9 SPI1EIF: SPI1 Fault Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 8 T3IF: Timer3 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 7 T2IF: Timer2 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 6 OC2IF: Output Compare Channel 2 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 5 IC2IF: Input Capture Channel 2 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 4 DMA01IF: DMA Channel 0 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 3 T1IF: Timer1 Interrupt Flag Status bit

- 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

查询dsPIC33FJ64GP306供应商

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

bit 2	OC1IF: Output Compare Channel 1 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 1	IC1IF: Input Capture Channel 1 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 0	INTOIF: External Interrupt 0 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA21IF				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0				
IC8IF	IC7IF	AD2IF	INT1IF	CNIF		MI2C1IF	SI2C1IF				
bit 7							bit (
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is cle	eared	x = Bit is unkr	nown				
bit 15		RT2 Transmitte	•	g Status bit							
		request has oc request has no									
bit 14	U2RXIF: UAF	RT2 Receiver I	nterrupt Flag	Status bit							
		request has oc									
hit 10		request has no		:4							
bit 13		rnal Interrupt 2 request has oc		nt.							
		request has oc									
bit 12	T5IF: Timer5 Interrupt Flag Status bit										
		request has oc request has no									
bit 11		4IF: Timer4 Interrupt Flag Status bit									
		request has oc									
bit 10	-	request has no ut Compare Ct		rupt Flag Status	s hit						
		request has oc		upt hug olulu	5 610						
		request has no									
bit 9		-		rupt Flag Status	s bit						
		request has oc request has no									
bit 8	DMA21IF: DMA Channel 2 Data Transfer Complete Interrupt Flag Status bit										
		request has oc request has no									
bit 7	 Interrupt request has not occurred IC8IF: Input Capture Channel 8 Interrupt Flag Status bit 										
		request has oc request has no									
bit 6	IC7IF: Input (Capture Chann	el 7 Interrupt	Flag Status bit							
		request has oc request has no									
bit 5	AD2IF: ADC2	2 Conversion C	Complete Inter	rupt Flag Statu	is bit						
		request has oc									
	0 = Interrupt	request has no	n occurred								
bit 4		rnal Interrupt 1		.;+							

查询dsPIC33FJ64GP306供应商

REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1 (CONTINUED)

- bit 3 CNIF: Input Change Notification Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 2 Unimplemented: Read as '0'
- bit 1 MI2C1IF: I2C1 Master Events Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 0 SI2C1IF: I2C1 Slave Events Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

查询dsPIC33FJ64GP306供应离 REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T6IF	DMA4IF	—	OC8IF	OC7IF	OC6IF	OC5IF	IC6IF
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC5IF	IC4IF	IC3IF	DMA3IF	C1IF	C1RXIF	SPI2IF	SPI2EIF
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, read	1 as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown
bit 15		Interrupt Flag					
		request has oc request has no					
bit 14	•	•		Complete Inter	rupt Flag Status	bit	
DIL 14		request has oc			Tupt Flag Status	DIL	
		request has no					
bit 13	Unimplemen	ted: Read as '	0'				
bit 12	OC8IF: Outpu	ut Compare Ch	annel 8 Interr	upt Flag Statu	s bit		
		request has oc					
	•	request has no					
bit 11	-	ut Compare Ch request has oc		upt Flag Statu	s dit		
	•	request has no					
bit 10	•	ut Compare Ch		upt Flag Statu	s bit		
		request has oc					
	•	request has no					
bit 9		ut Compare Ch		upt Flag Statu	s bit		
		request has oc request has no					
bit 8	•	Capture Chann		Flag Status bit			
		request has oc	-				
	0 = Interrupt r	request has no	t occurred				
bit 7	-	Capture Chann		Flag Status bit			
		request has oc request has no					
bit 6	•	Capture Chann		Flan Status hit			
bit o		request has oc	-	nag olalas bil			
	•	request has no					
bit 5	IC3IF: Input C	Capture Chann	el 3 Interrupt	Flag Status bit			
		request has oc					
L:1 4		request has no				L :4	
bit 4				Complete Inter	rupt Flag Status	bit	
		request has oc request has no					
bit 3		Event Interrup		bit			
		request has oc	-	-			
	0 = Interrupt r	request has no	t occurred				

查询dsPIC33FJ64GP306供应商

REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2 (CONTINUED)

bit 2	C1RXIF: ECAN1 Receive Data Ready Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 1	SPI2IF: SPI2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 0	SPI2EIF: SPI2 Error Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred

	335 J64G F33 6										
U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0				
		DMA5IF	DCIIF	DCIEIF			C2IF				
bit 15							bit				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
C2RXIF	INT4IF	INT3IF	T9IF	T8IF	MI2C2IF	SI2C2IF	T7IF				
bit 7							bit				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own				
bit 15-14	Unimplemen	ted: Read as '	0'								
bit 13				Complete Inter	rupt Flag Status	bit					
		request has oc request has no									
bit 12		vent Interrupt F		t							
	1 = Interrupt	request has oc	curred								
	•	request has no		.,							
bit 11		DCIEIF: DCI Error Interrupt Flag Status bit 1 = Interrupt request has occurred									
		request has oc									
bit 10-9	Unimplemen	ted: Read as '	0'								
bit 8	C2IF: ECAN2 Event Interrupt Flag Status bit										
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 										
bit 7	-	 0 = Interrupt request has not occurred C2RXIF: ECAN2 Receive Data Ready Interrupt Flag Status bit 									
		request has oc	5	enupt hag ou							
	0 = Interrupt	request has no	t occurred								
bit 6	INT4IF: External Interrupt 4 Flag Status bit										
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 										
bit 5	INT3IF: External Interrupt 3 Flag Status bit										
		1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred										
bit 4		T9IF: Timer9 Interrupt Flag Status bit 1 = Interrupt request has occurred									
		request has oc									
bit 3	T8IF: Timer8	Interrupt Flag	Status bit								
	•	request has oc									
bit 2	-	request has no 2 Master Even		ag Status hit							
		request has oc		ay Status Dit							
	•	request has no									
bit 1		2 Slave Events	-	g Status bit							
		request has oc request has no									
bit 0	-	Interrupt Flag									
		request has oc									
	•	request has no									

查询dsPIC33FJ64GP306供应商

REGISTER 7-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	—	—	_	—	—	—	_				
bit 15							bit				
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0				
C2TXIF	C1TXIF	DMA7IF	DMA6IF	—	U2EIF	U1EIF	_				
bit 7							bit				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own				
bit 15-8	Unimplement	ted: Read as '	0'								
bit 7		N2 Transmit D		nterrupt Flag S	Status bit						
	1 = Interrupt request has occurred										
h # 0	 Interrupt request has not occurred C1TXIF: ECAN1 Transmit Data Request Interrupt Flag Status bit 										
bit 6	1 = Interrupt request has occurred										
		equest has not									
bit 5	DMA7IF: DMA Channel 7 Data Transfer Complete Interrupt Flag Status bit										
	1 = Interrupt request has occurred										
	0 = Interrupt request has not occurred										
bit 4				Complete Interr	upt Flag Status	bit					
		equest has occ equest has not									
bit 3	•	ted: Read as '									
bit 2	•			bit							
		U2EIF: UART2 Error Interrupt Flag Status bit 1 = Interrupt request has occurred									
		equest has not									
bit 1		1 Error Interru	-	bit							
		equest has occ									
bit 0	•	equest has not ted: Read as '									
	inimpiomon	TOA' LOOD OC '									

套泡dsPIC33FJ64GP306供在意

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE				
bit 15							bit 8				
	DAMO	DAMO		DAMO		DAALO	DAMO				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
T2IE bit 7	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INTOIE bit 0				
Legend:											
R = Readable		W = Writable	bit	U = Unimpler	mented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	lown				
bit 15	Unimplemen	ted: Read as '	o'								
bit 13	-			`omplete Interi	upt Enable bit						
		equest enable									
	•	equest not en									
bit 13	AD1IE: ADC1	Conversion C	complete Inter	rupt Enable bit							
		equest enable									
h:: 40	-	equest not ena									
bit 12		J1TXIE: UART1 Transmitter Interrupt Enable bit = Interrupt request enabled									
		equest enable									
bit 11	U1RXIE: UAF	RT1 Receiver I	nterrupt Enabl	e bit							
	1 = Interrupt request enabled										
	-	equest not ena									
bit 10		Event Interrup									
		equest enable equest not ena									
bit 9	-	1 Error Interru									
		equest enable									
	-	equest not ena									
bit 8		Interrupt Enab									
		equest enable equest not ena									
bit 7	-	Interrupt Enab									
	1 = Interrupt r	equest enable	d								
	•	equest not ena									
bit 6	-	ut Compare Ch		upt Enable bit							
		equest enable equest not ena									
bit 5	•	Capture Chann		Enable bit							
	-	equest enable	-								
	0 = Interrupt r	equest not ena	abled								
bit 4				Complete Interi	rupt Enable bit						
		equest enable equest not ena									
bit 3	-	Interrupt Enab									
		request enable									
		equest not en									

查询dsPIC33FJ64GP306供应商

REGISTER 7-10: IECO: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

bit 2	OC1IE: Output Compare Channel 1 Interrupt Enable bit
	1 = Interrupt request enabled0 = Interrupt request not enabled
bit 1	IC1IE: Input Capture Channel 1 Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 0	INTOIE: External Interrupt 0 Enable bit
	1 = Interrupt request enabled

0 = Interrupt request not enabled

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE					
bit 15	OLIVIE	1111212	TOL	1.112	00 IIL	COOL	bit					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0					
IC8IE	IC7IE	AD2IE	INT1IE	CNIE	—	MI2C1IE	SI2C1IE					
bit 7							bit					
Legend:												
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown					
bit 15	U2TXIE: UAF	RT2 Transmitte	r Interrupt Ena	able bit								
	1 = Interrupt	request enable	d									
		request not ena										
bit 14		RT2 Receiver li	•	le bit								
		request enable request not ena										
bit 13		rnal Interrupt 2										
		 1 = Interrupt request enabled 0 = Interrupt request not enabled 										
	-	-										
bit 12		T5IE: Timer5 Interrupt Enable bit 1 = Interrupt request enabled										
	•	0 = Interrupt request not enabled										
bit 11	-	Interrupt Enab										
		request enable										
		request not ena										
bit 10	OC4IE: Output Compare Channel 4 Interrupt Enable bit 1 = Interrupt request enabled											
		request enable request not ena										
bit 9		•		rupt Enable bit								
	•	OC3IE: Output Compare Channel 3 Interrupt Enable bit 1 = Interrupt request enabled										
	-	request not ena										
bit 8		IA Channel 2 D		Complete Interr	upt Enable bit							
		request enable request not ena										
bit 7	•	Capture Chann		Enable bit								
		request enable	•									
	0 = Interrupt	request not ena	abled									
bit 6	•	Capture Chann	•	Enable bit								
	•	request enable request not ena										
bit 5		2 Conversion C		rupt Enable bit								
		request enable										
	•	request not ena										
bit 4	INT1IE: Exten 1 = Interrupt	rnal Interrupt 1										

查询dsPIC33FJ64GP306供应商

REGISTER 7-11: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED)

- bit 3 CNIE: Input Change Notification Interrupt Enable bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled
- bit 2 Unimplemented: Read as '0'
- bit 1 MI2C1IE: I2C1 Master Events Interrupt Enable bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled
- bit 0 SI2C1IE: I2C1 Slave Events Interrupt Enable bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
T6IE	DMA4IE		OC8IE	OC7IE	OC6IE	OC5IE	IC6IE				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
IC5IE	IC4IE	IC3IE	DMA3IE	C1IE	C1RXIE	SPI2IE	SPI2EIE				
bit 7					•		bit (
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimplei	mented bit, read	l as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown				
bit 15	T6IE: Timer6	Interrupt Enab	le bit								
	1 = Interrupt	request enable request not ena	d								
bit 14		IA Channel 4 D		Complete Inter	rupt Enable bit						
		request enable request not ena									
bit 13	•	nted: Read as '									
bit 12	OC8IE: Outp	OC8IE: Output Compare Channel 8 Interrupt Enable bit									
		request enable request not ena									
bit 11	OC7IE: Output Compare Channel 7 Interrupt Enable bit										
		request enable request not ena									
bit 10	OC6IE: Outp	C6IE: Output Compare Channel 6 Interrupt Enable bit									
		request enable request not ena									
bit 9	OC5IE: Output Compare Channel 5 Interrupt Enable bit										
		request enable request not ena									
bit 8	IC6IE: Input	Capture Chann	el 6 Interrupt	Enable bit							
		request enable request not ena									
bit 7	IC5IE: Input	Capture Chann	el 5 Interrupt	Enable bit							
		request enable									
	•	request not ena									
bit 6	-	Capture Chann request enable	•	Enable bit							
		request enable									
bit 5	IC3IE: Input	Capture Chann	el 3 Interrupt	Enable bit							
		request enable request not ena									
bit 4		IA Channel 3 D		Complete Inter	rupt Enable bit						
	1 = Interrupt	request enable	d								
	-	request not ena									
bit 3		1 Event Interruj request enable									

查询**REGISTER** 近经 2006 ERRUPT ENABLE CONTROL REGISTER 2 (CONTINUED)

bit 2	C1RXIE: ECAN1 Receive Data Ready Interrupt Enable bit
	1 = Interrupt request enabled0 = Interrupt request not enabled
bit 1	SPI2IE: SPI2 Event Interrupt Enable bit
	1 = Interrupt request enabled0 = Interrupt request not enabled
bit 0	SPI2EIE: SPI2 Error Interrupt Enable bit
	 1 = Interrupt request enabled 0 = Interrupt request not enabled

U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0
		DMA5IE	DCIIE	DCIEIE			C2IE
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
C2RXIE	INT4IE	INT3IE	T9IE	T8IE	MI2C2IE	SI2C2IE	T7IE
bit 7		introit	1012	TOIL	IIIZOZIE	OIZOZIE	bit (
Legend: R = Readab	le hit	W = Writable	hit	II = I Inimple	mented bit, rea	d as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	iown
			-				-
bit 15-14	Unimpleme	ented: Read as	0'				
bit 13		MA Channel 5 E		Complete Inter	rupt Enable bit		
	•	ot request enable ot request not en					
bit 12		Event Interrupt					
	1 = Interrup	t request enable	d				
		ot request not en					
bit 11		CI Error Interrupt					
		ot request enable ot request not en					
bit 10-9		ented: Read as					
bit 8	C2IE: ECAI	N2 Event Interru	pt Enable bit				
	•	ot request enable					
bit 7		ot request not en CAN2 Receive D		errunt Enable	hit		
		ot request enable			bit		
		ot request not en					
bit 6		ternal Interrupt 4					
		ot request enable ot request not en					
bit 5		ternal Interrupt 3					
		ot request enable					
		ot request not en					
bit 4		r9 Interrupt Enab ot request enable					
		ot request not en					
bit 3	-	r8 Interrupt Enab					
		ot request enable					
h :+ 0		ot request not en		aabla bit			
bit 2		2C2 Master Ever ot request enable	-	nadie dit			
		ot request not en					
bit 1	SI2C2IE: 12	C2 Slave Events	s Interrupt Ena	able bit			
		ot request enable ot request not en					
bit 0	-	r7 Interrupt Enab					
		t request enable					
		ot request not en					

查询dsPIC33FJ64GP306供应商

REGISTER 7-14: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	_	_	_	_	_	—	_				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0				
C2TXIE	C1TXIE	DMA7IE	DMA6IE	_	U2EIE	U1EIE	_				
bit 7						I	bit				
Legend:											
R = Readabl	le bit	W = Writable	bit	U = Unimpler	nented bit, read	1 as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkno	own				
bit 15-8	Unimplemen	Unimplemented: Read as '0'									
bit 7	C2TXIE: ECA	N2 Transmit D	ata Request I	nterrupt Enable	e bit						
	1 = Interrupt request enabled										
	0 = Interrupt r	0 = Interrupt request not enabled									
bit 6	C1TXIE: ECAN1 Transmit Data Request Interrupt Enable bit										
	1 = Interrupt request enabled										
64 <i>5</i>	0 = Interrupt request not enabled										
bit 5	DMA7IE: DMA Channel 7 Data Transfer Complete Enable Status bit										
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 										
bit 4	•	•		Complete Enab	le Status hit						
		equest enable									
		equest not ena									
bit 3	Unimplemen	ted: Read as '	0'								
bit 2	U2EIE: UART	2 Error Interru	pt Enable bit								
	1 = Interrupt request enabled										
	0 = Interrupt r	equest not ena	abled								
bit 1		1 Error Interru									
	1 = Interrupt r	equest enable	d								
	0 = Interrupt request not enabled										
bit 0	0 = Interrupt r		abled								

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_		T1IP<2:0>				OC1IP<2:0>						
bit 15							bit					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
	10.00-1	IC1IP<2:0>	10,00-0		10.00-1	INT0IP<2:0>	10.00-0					
bit 7		10111 2.0				1111011 2.10	bit					
Legend:												
R = Readab	le hit	W = Writable	hit	II = Unimplei	mented bit, rea	ad as '0'						
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own					
bit 15	Unimpleme	ented: Read as 'o	כ'									
bit 14-12	T1IP<2:0>:	Timer1 Interrupt	Priority bits									
	111 = Interr	rupt is priority 7 (I	highest priori	ty interrupt)								
	•	•										
	•	•										
	001 = Interrupt is priority 1 000 = Interrupt source is disabled											
bit 11	Unimplemented: Read as '0'											
bit 10-8	OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits											
	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>											
	•											
	•											
	001 = Interrupt is priority 1 000 = Interrupt source is disabled											
bit 7	Unimpleme	ented: Read as 'o	o'									
bit 6-4	IC1IP<2:0>	: Input Capture C	Channel 1 Inte	errupt Priority b	vits							
	111 = Interr	rupt is priority 7 (I	highest priori	ty interrupt)								
	•											
		rupt is priority 1 rupt source is dis	abled									
bit 3	Unimpleme	ented: Read as 'o	o'									
bit 2-0	INT0IP<2:0	>: External Interr	upt 0 Priority	bits								
	111 = Interr	rupt is priority 7 (I	highest priori	ty interrupt)								
	•											
	•											
	-											
	001 = Interr	rupt is priority 1										

REGISTER 7-	16: IPC1:	INTERRUPT I	PRIORITY	CONTROL R	EGISTER 1		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W
_		T2IP<2:0>				OC2IP<2:0>	
bit 15							
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W
_		IC2IP<2:0>		_		DMA0IP<2:0>	
bit 7							
Legend:							
R = Readable b	oit	W = Writable t	oit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	Unimpleme	nted: Read as 'o)'				
bit 14-12	-	Timer2 Interrupt					
		upt is priority 7 (h	-	ty interrupt)			
	•		5	- J			
	•						
	•	upt is priority 1					
		upt is priority i upt source is disa	abled				
bit 11	Unimpleme	nted: Read as 'c)'				
bit 10-8	OC2IP<2:0>	: Output Compa	re Channel 2	2 Interrupt Prior	ity bits		
	111 = Interru	upt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
		upt is priority 1 upt source is disa	ablad				
hit 7		nted: Read as 'c					
bit 7	•				:1-		
bit 6-4		Input Capture C upt is priority 7 (h			Its		
	•						
	•						
	• 001 = Interr	upt is priority 1					
		upt source is disa	abled				
bit 3		nted: Read as 'd					
bit 2-0	-	>: DMA Channe		nsfer Complete	Interrupt Pric	rity bits	
		upt is priority 7 (h					
	•	(•	• •			
	•						
	• 001 = Interr	upt is priority 1					
	000 = Interru						

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		U1RXIP<2:0>				SPI1IP<2:0>	
bit 15							bit 8
		DAMO			D 444 4	D 444.0	D 444.0
U-0	R/W-1	R/W-0 SPI1EIP<2:0>	R/W-0	U-0	R/W-1	R/W-0 T3IP<2:0>	R/W-0
 bit 7		SFILIF \2.02		—		1317 \2.02	bit (
Legend:							
R = Readab		W = Writable		-	mented bit, rea		
-n = Value a	IT POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	iown
bit 15	Unimplem	ented: Read as '	0'				
bit 14-12	U1RXIP<2	:0>: UART1 Rece	eiver Interrupt	Priority bits			
	111 = Inter	rrupt is priority 7 (highest priori	ty interrupt)			
	•						
	•						
		rrupt is priority 1	oblad				
bit 11		rrupt source is dis ented: Read as '					
bit 10-8	-	0>: SPI1 Event In		v bits			
		rrupt is priority 7 (-	-			
	•						
	•						
		rrupt is priority 1	a b la d				
bit 7		rrupt source is dis ented: Read as '					
bit 6-4	-	2:0>: SPI1 Error Ir		ty hite			
511 0-4		rrupt is priority 7 (•			
	•		5 1	, ,			
	•						
		rrupt is priority 1					
hit 0		rrupt source is dis					
bit 3 bit 2-0	-	ented: Read as '					
511 2-0		rrupt is priority 7 (•	ty interrupt)			
	•	- F F	5	· J ··· ·[·· /			
	•						
	001 = Inter	rrupt is priority 1					
	001 1110	i aptilo priority i					

查询dsPIC33FJ64GP306供应商 REGISTER 7-18: **IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3** U-0 U-0 U-0 U-0 U-0 **R/W-1** R/W-0 R/W-0 DMA1IP<2:0> ____ ____ ____ ____ ____ bit 15 bit 8 U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 AD1IP<2:0> U1TXIP<2:0> bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-11 Unimplemented: Read as '0' bit 10-8 DMA1IP<2:0>: DMA Channel 1 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0' bit 6-4 AD1IP<2:0>: ADC1 Conversion Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 3 Unimplemented: Read as '0' bit 2-0 U1TXIP<2:0>: UART1 Transmitter Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—		CNIP<2:0>		—	—	—	—
oit 15							bi
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		MI2C1IP<2:0>				SI2C1IP<2:0>	
oit 7							bit
_egend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
	Unimalana	antad. Daad aa W	,				
oit 15	-	ented: Read as 'o					
oit 14-12		: Change Notifica		•			
	111 = Inter	rupt is priority 7 (I	nighest priori	ty interrupt)			
	•						
	•						
	001 = Inter	rupt is priority 1					
		rupt source is dis	abled				
bit 11-7		ented: Read as '					
bit 6-4	-	2:0>: I2C1 Master		rupt Priority bits	s		
		rupt is priority 7 (I					
	•		ingricot priori	ty memory			
	•						
	•						
		rupt is priority 1 rupt source is dis	abled				
bit 3	Unimplem	ented: Read as 'o)'				
bit 2-0	SI2C1IP<2	:0>: I2C1 Slave E	Events Interru	pt Priority bits			
	111 = Inter	rupt is priority 7 (I	nighest priori	ty interrupt)			
	•			- • •			
	•						
	•						
		rupt is priority 1 rupt source is dis	abled				

REGISTER 7-2	20: IPC5:		PRIORITY	CONTROL R	EGISTER 5		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W
—		IC8IP<2:0>		—		IC7IP<2:0>	
bit 15							
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W
_		AD2IP<2:0>				INT1IP<2:0>	
bit 7							
Legend:							
R = Readable b	oit	W = Writable b	oit	U = Unimplei	mented bit, rea	ad as '0'	
-n = Value at PO	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15	Unimpleme	nted: Read as 'o	3				
	-	Input Capture C		errupt Priority b	oits		
		upt is priority 7 (h		• •			
	•	-p p		·, ·····			
	•						
	•	unt in mainaite d					
		upt is priority 1 upt source is disa	abled				
bit 11	Unimpleme	nted: Read as 'o	3				
bit 10-8	IC7IP<2:0>:	Input Capture C	hannel 7 Inte	errupt Priority b	oits		
	111 = Interr	upt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
		upt is priority 1 upt source is disa	abled				
bit 7		nted: Read as '0					
	•	ADC2 Convers		e Interrunt Prio	rity bits		
		upt is priority 7 (h		-			
	•		0 1	, ,			
	•						
	•	unt in priority 1					
		upt is priority 1 upt source is disa	abled				
bit 3		nted: Read as '0					
	-	External Interrul		bits			
		upt is priority 7 (h					
	•	, (5 - F - M	· · · · ·			
	•						
	• 001 = Interr	upt is priority 1					
		upt is priority i upt source is disa					

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		T4IP<2:0>				OC4IP<2:0>	
bit 15	·						bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		OC3IP<2:0>				DMA2IP<2:0>	
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, re	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	Unimpleme	ented: Read as '	0'				
bit 14-12	T4IP<2:0>:	Timer4 Interrupt	Priority bits				
	111 = Interr	rupt is priority 7 (I	highest priorit	y interrupt)			
	•						
	•						
	001 = Interr	rupt is priority 1					
	000 = Interr	rupt source is dis	abled				
bit 11	Unimpleme	ented: Read as 'o	0'				
bit 10-8		>: Output Compa		-	rity bits		
	111 = Interr	rupt is priority 7 (I	highest priorit	y interrupt)			
	•						
	•						
		rupt is priority 1 rupt source is dis	abled				
bit 7	Unimpleme	ented: Read as '	0'				
bit 6-4	OC3IP<2:02	>: Output Compa	are Channel 3	Interrupt Prior	rity bits		
	111 = Interr	rupt is priority 7 (I	highest priorit	y interrupt)			
	•						
	•						
		rupt is priority 1 rupt source is dis	abled				
bit 3	Unimpleme	ented: Read as '	0'				
bit 2-0	DMA2IP<2:	0>: DMA Channe	el 2 Data Trai	nsfer Complete	e Interrupt Pric	rity bits	
	111 = Interr	rupt is priority 7 (I	highest priorit	y interrupt)			
	•						
	•						
	•						
	• 001 = Interr	rupt is priority 1					

REGISTER 7-2		: INTERRUPT F					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W
		U2TXIP<2:0>				U2RXIP<2:0>	
bit 15							
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W
—		INT2IP<2:0>		—		T5IP<2:0>	
bit 7							
Legend:							
R = Readable b	bit	W = Writable b	oit	U = Unimpler	mented bit, re	ad as '0'	
-n = Value at Po	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkne	own
	-	ented: Read as '0					
bit 14-12		D>: UART2 Trans oupt is priority 7 (h					
	•						
	•						
		upt is priority 1					
		upt source is disa					
bit 11	Unimpleme	nted: Read as '0	,				
bit 10-8	U2RXIP<2:	0>: UART2 Recei	ver Interrup	t Priority bits			
	111 = Interr	upt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
		upt is priority 1 upt source is disa	ıbled				
bit 7	Unimpleme	nted: Read as '0	,				
	-	>: External Interru		bits			
		upt is priority 7 (h					
	•						
	•						
	• 001 = Intern	upt is priority 1					
		upt source is disa	bled				
bit 3		nted: Read as '0					
bit 2-0	-	Timer5 Interrupt I					
		upt is priority 7 (h	-	ty interrupt)			
	•		- · ·	/			
	•						
	• 001 = Interr	upt is priority 1					
		upt source is disa	blad				

11.0	R/W-1			11.0			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		C1IP<2:0>		—		C1RXIP<2:0>	L:1
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		SPI2IP<2:0>		—		SPI2EIP<2:0>	
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable I	oit	U = Unimple	emented bit, re	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkno	own
bit 15	Unimpleme	ented: Read as 'o)'				
bit 14-12	C1IP<2:0>:	ECAN1 Event In	terrupt Prior	ity bits			
	111 = Interr	rupt is priority 7 (ł	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interr	rupt is priority 1					
	000 = Interr	rupt source is disa	abled				
bit 11	Unimpleme	ented: Read as 'o)'				
bit 10-8		0>: ECAN1 Rece			Priority bits		
	111 = Interr	rupt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1					
		upt source is disa					
bit 7	•	ented: Read as 'o					
bit 6-4		>: SPI2 Event Int	-	-			
	111 = Interr	rupt is priority 7 (ł	nignest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1 rupt source is disa	abled				
bit 3		ented: Read as 'o					
bit 2-0	-	0>: SPI2 Error In		ity bits			
		rupt is priority 7 (I	•	•			
	•		•				
	•						
	• 001 = Interr	rupt is priority 1					

REGISTER 7-2	24: IPC9:	INTERRUPT I	PRIORITY	CONTROL R	EGISTER 9		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W
—		IC5IP<2:0>		—		IC4IP<2:0>	
bit 15							
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W
_		IC3IP<2:0>		—		DMA3IP<2:0>	
bit 7					I		
Legend:							
R = Readable b	it	W = Writable b	oit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at PC	DR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	Unimpleme	nted: Read as 'o)'				
	-	Input Capture C		errunt Priority b	its		
		upt is priority 7 (h			110		
	•	-prio priority : (.		.,			
	•						
	•	unt in main site of					
		upt is priority 1 upt source is disa	abled				
bit 11	Unimpleme	nted: Read as 'o)'				
bit 10-8	IC4IP<2:0>:	Input Capture C	hannel 4 Inte	errupt Priority b	its		
	111 = Interru	upt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
		upt is priority 1					
		upt source is disa					
bit 7	Unimpleme	nted: Read as 'o)'				
		Input Capture C			its		
	111 = Interru	upt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
		upt is priority 1 upt source is disa	abled				
		nted: Read as '0					
	-)>: DMA Channe		nsfer Complete	Interrupt Pric	ority bits	
		upt is priority 7 (h					
	•			,			
	•						
	• 001 = Interr	upt is priority 1					
		upt source is disa					

REGISTER	<u>7225.044PC40</u>	MITERRUP		CONTROL	REGISTER 1	0	
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		OC7IP<2:0>		—		OC6IP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		OC5IP<2:0>		—		IC6IP<2:0>	
bit 7							bit
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkn	own
			_ ,				
bit 15	•	nted: Read as '					
bit 14-12		•: Output Compa		•	rity dits		
	111 = Intern	upt is priority 7 (nignest priori	ty interrupt)			
	•						
	•						
		upt is priority 1					
	000 = Interr	upt source is dis	abled				
bit 11	Unimpleme	nted: Read as '	0'				
bit 10-8	OC6IP<2:0>	: Output Compa	are Channel 6	3 Interrupt Prio	rity bits		
	111 = Interr	upt is priority 7 (highest priori	ty interrupt)			
	•						
	•						
	• 001 = Interr	upt is priority 1					
		upt source is dis	abled				
bit 7		nted: Read as '					
bit 6-4	-	·: Output Compa		5 Interrunt Prio	rity hits		
		upt is priority 7 (inty bito		
	•		ingricot priori	ty interrupt)			
	•						
	•						
		upt is priority 1	م ام ا م				
		upt source is dis					
bit 3	-	nted: Read as '					
bit 2-0		Input Capture C			bits		
	111 = Interr	upt is priority 7 (highest priori	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		T6IP<2:0>				DMA4IP<2:0>	
bit 15							
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
			—			OC8IP<2:0>	
bit 7							
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
1.11.4.5			- 1				
bit 15	-	ented: Read as '					
bit 14-12		Timer6 Interrupt	-				
	111 = Interr	rupt is priority 7 (nignest priori	ity interrupt)			
	•						
	•						
		upt is priority 1 upt source is dis	abled				
bit 11	Unimpleme	ented: Read as '	0'				
bit 10-8		0>: DMA Chann			e Interrupt Prior	ity bits	
	111 = Interr	rupt is priority 7 (highest priori	ity interrupt)			
	•						
	•						
		upt is priority 1 upt source is dis	abled				
bit 7-3	Unimpleme	ented: Read as '	0'				
bit 2-0	OC8IP<2:0	Output Comparison	are Channel	8 Interrupt Prior	rity bits		
	111 = Interr	upt is priority 7 (highest priori	ity interrupt)			
	•						
	•						
	• • 001 = Interr	upt is priority 1					

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		T8IP<2:0>		_		MI2C2IP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		SI2C2IP<2:0>				T7IP<2:0>	
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpl	emented bit, re	ead as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is c		x = Bit is unkr	nown
bit 15	Unimpleme	ented: Read as '	0'				
bit 14-12		Timer8 Interrupt	-				
	111 = Interi	rupt is priority 7 (I	highest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1 rupt source is dis	abled				
bit 11		ented: Read as '					
bit 10-8	-	:0>: I2C2 Master		rupt Priority b	its		
		rupt is priority 7 (I					
	•						
	•						
		rupt is priority 1					
		rupt source is dis					
bit 7	-	ented: Read as '					
bit 6-4		: 0>: I2C2 Slave E rupt is priority 7 (I			S		
	•		nighest phon	ty interrupt)			
	•						
	• 001 = Inter	rupt is priority 1					
		rupt source is dis	abled				
bit 3	Unimpleme	ented: Read as '	0'				
bit 2-0		Timer7 Interrupt	-				
	111 = Interi	rupt is priority 7 (I	highest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1	ablad				
	000 = interior	rupt source is dis	ableu				

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	C2	RXIP<2:0>		—		INT4IP<2:0>	
bit 15							ł
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		T3IP<2:0>		_		T9IP<2:0>	
bit 7							ł
Legend:							
R = Readabl	e bit W	= Writable I	oit	U = Unimple	emented bit, rea	ad as '0'	
-n = Value at	: POR '1'	= Bit is set		'0' = Bit is cl	eared	x = Bit is unkn	own
bit 15	Unimplemented	: Read as 'd)'				
bit 14-12	C2RXIP<2:0>: E	CAN2 Rece	ive Data Re	ady Interrupt P	riority bits		
	111 = Interrupt is	priority 7 (ł	nighest prior	ity interrupt)			
	•						
	•						
	001 = Interrupt is	priority 1					
	000 = Interrupt s		abled				
bit 11	Unimplemented	: Read as 'd)'				
bit 10-8	INT4IP<2:0>: Ex	ternal Interr	upt 4 Priority	/ bits			
	111 = Interrupt is	priority 7 (h	nighest prior	ity interrupt)			
	•						
	•						
	001 = Interrupt is	priority 1					
	000 = Interrupt s		abled				
bit 7	Unimplemented	: Read as 'd)'				
bit 6-4	INT3IP<2:0>: Ex	ternal Interr	upt 3 Priority	/ bits			
	111 = Interrupt is	s priority 7 (ł	nighest prior	ity interrupt)			
	•						
	•						
	001 = Interrupt is	priority 1					
	000 = Interrupt s		abled				
bit 3	Unimplemented	: Read as 'd)'				
bit 2-0	T9IP<2:0>: Time	r9 Interrupt	Priority bits				
	111 = Interrupt is	priority 7 (h	nighest prior	ity interrupt)			
	•						
	•						
	001 = Interrupt is	priority 1					
	000 = Interrupt s						

霍鸿はSPIC 335164GP306供存eRupt PRIORITY CONTROL REGISTER 14

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
0-0	N/VV-1	DCIEIP<2:0>	N/W-0	0-0	0-0	0-0	0-0			
		DCIEIF~2.02		_	_	_				
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0			
_	—	_	_	—		C2IP<2:0>				
bit 7				1			bit C			
Legend:										
R = Readabl	le bit	W = Writable t	oit	U = Unimplen	nented bit. rea	id as '0'				
-n = Value at		'1' = Bit is set		-	I = Unimplemented bit, read as '0')' = Bit is cleared x = Bit is unknown					
bit 15	Unimpleme	nted: Read as 'c)'							
bit 14-12	DCIEIP<2:0>	>: DCI Error Inte	rrupt Priority	bits						
	111 = Interrupt is priority 7 (highest priority interrupt)									
	•									
	•									
	001 = Interru	upt is priority 1								
		pt source is disa	abled							
bit 11-3	Unimpleme	nted: Read as 'o)'							
bit 2-0	C2IP<2:0>:	ECAN2 Event In	terrupt Priorit	ty bits						
	111 = Interru	upt is priority 7 (h	nighest priorit	y interrupt)						
	•									
	•									
	001 = Interri	upt is priority 1								
		ipt source is disa	abled							
		-								

REGISTER	<u>J646P306</u> #			CONTROL	REGISTER 15	;	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—		_	_	_	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		DMA5IP<2:0>		—		DCIIP<2:0>	
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set	'0' = Bit is cleared		eared	x = Bit is unknown	
bit 15-7	Unimpleme	ented: Read as '	0'				
bit 6-4	DMA5IP<2:	0>: DMA Chann	el 5 Data Trai	nsfer Complete	e Interrupt Priori	ty bits	
	111 = Interr	upt is priority 7 (highest priorit	y interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
	000 = Interr	upt source is dis	abled				
bit 3	Unimpleme	ented: Read as '	0'				
bit 2-0	DCIIP<2:0>	: DCI Event Inte	rrupt Priority b	oits			
	111 = Interr	upt is priority 7 (highest priorit	y interrupt)			
	•						
	•						
	• • • • • • • • • • • • • • • • • • • •	unt in priority 1					

001 = Interrupt is priority 1

000 = Interrupt source is disabled

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	_	_	—	_		U2EIP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
		U1EIP<2:0>	1000 0				
bit 7		01211 210					bit
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplerr	nented bit, read	d as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkno	own
bit 15-11	Unimpleme	nted: Read as 'o)'				
bit 10-8	U2EIP<2:0>	: UART2 Error I	nterrupt Prior	rity bits			
	111 = Interr	upt is priority 7 (I	nighest priori	ty interrupt)			
	•						
	•						
		upt is priority 1	abled				
	000 = Interr	upt source is uis					
bit 7	000 = Interro Unimpleme	nted: Read as '					
bit 7 bit 6-4	Unimpleme	nted: Read as ')'	rity bits			
	Unimpleme U1EIP<2:0>	•	o' nterrupt Prior	•			
	Unimpleme U1EIP<2:0>	nted: Read as 'd : UART1 Error I	o' nterrupt Prior	•			
	Unimpleme U1EIP<2:0>	nted: Read as 'd : UART1 Error I	o' nterrupt Prior	•			
	Unimpleme U1EIP<2:0> 111 = Interre • •	nted: Read as 'd : UART1 Error In upt is priority 7 (I	o' nterrupt Prior	•			
	Unimpleme U1EIP<2:0> 111 = Intern • • • • • •	nted: Read as 'd : UART1 Error I	_o ' nterrupt Prior nighest priori	•			

查询dspir 33F164GP306供好商TERRUPT PRIORITY CONTROL REGISTER 17 U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 C2TXIP<2:0> C1TXIP<2:0> bit 15 bit 8 U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 DMA7IP<2:0> DMA6IP<2:0> bit 7 bit 0 Legend: R = Readable bit U = Unimplemented bit, read as '0' W = Writable bit -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14-12 C2TXIP<2:0>: ECAN2 Transmit Data Request Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' bit 10-8 C1TXIP<2:0>: ECAN1 Transmit Data Request Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0' bit 6-4 DMA7IP<2:0>: DMA Channel 7 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 3 Unimplemented: Read as '0' bit 2-0 DMA6IP<2:0>: DMA Channel 6 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled

REGISTER	335164GP306		UPT CONT	ROL AND ST	ATUS REGIS	STER				
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0			
_	—	—	—	ILR<3:0>						
bit 15							bit 8			
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
				VECNUM<6:0	>					
bit 7							bit 0			
Logondu										
Legend:	lo hit	M - Mritabla	hit.	II – Unimplon	nonted hit rea	d aa 'O'				
R = Readable bitW = Writable bitU = Unimplemented-n = Value at POR'1' = Bit is set'0' = Bit is cleared				x = Bit is unkr						
-n = value a	IPOR	'1' = Bit is set		'0' = Bit is clea	areu		IOWII			
bit 15-12	Unimplemen	ted: Read as ')'							
bit 11-8	•	w CPU Interru		vel bits						
		Interrupt Priorit								
	•	•								
	•									
	• 0001 = CPU	Interrupt Priorit	v Level is 1							
		Interrupt Priorit								
bit 7	Unimplemen	ted: Read as '	2' D'							
bit 6-0	VECNUM<6:	0>: Vector Num	ber of Pendi	ng Interrupt bits						
	0111111 = lr	terrupt Vector	pending is nu	umber 135						
	•									
	•									
	• 0000001 = lr	terrunt Vector	nendina is ni	umber 9						
	0000001 = Interrupt Vector pending is number 9									

0000000 = Interrupt Vector pending is number 8

查询dsPIC33FJ64GP306供应商 7.4 Interrupt Setup Procedures

7.4.1 INITIALIZATION

To configure an interrupt source:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources may be programmed to the same non-zero value.

Note:	At a device Reset, the IPCx registers are
	initialized, such that all user interrupt
	sources are assigned to priority level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

7.4.2 INTERRUPT SERVICE ROUTINE

The method that is used to declare an ISR and initialize the IVT with the correct vector address will depend on the programming language (i.e., C or assembler) and the language development toolsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

7.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

7.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Note that only user interrupts with a priority level of 7 or less can be disabled. Trap sources (level 8-level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

查询dsPIC33FJ64GP306供应商 NOTES:

查询dsPIC33FJ64GP306供应商

8.0 DIRECT MEMORY ACCESS (DMA)

Note:	This data sheet summarizes the features of the dsPIC33FJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 22. "Direct Memory Access (DMA)" (DS70182) in the "dsPIC33E Family
	(DS70182) in the "dsPIC33F Family
	Reference Manual", which is available
	from the Microchip web site
	(www.microchip.com).

Direct Memory Access (DMA) is a very efficient mechanism of copying data between peripheral SFRs (e.g., UART Receive register, Input Capture 1 buffer), and buffers or variables stored in RAM, with minimal CPU intervention. The DMA controller can automatically copy entire blocks of data without requiring the user software to read or write the peripheral Special Function Registers (SFRs) every time a peripheral interrupt occurs. The DMA controller uses a dedicated bus for data transfers and therefore, does not steal cycles from the code execution flow of the CPU. To exploit the DMA capability, the corresponding user buffers or variables must be located in DMA RAM.

The dsPIC33FJXXXGPX06/X08/X10 peripherals that can utilize DMA are listed in Table 8-1 along with their associated Interrupt Request (IRQ) numbers.

TABLE 8-1: PERIPHERALS WITH DMA SUPPORT

Peripheral	IRQ Number
INTO	0
Input Capture 1	1
Input Capture 2	5
Output Compare 1	2
Output Compare 2	6
Timer2	7
Timer3	8
SPI1	10
SPI2	33
UART1 Reception	11
UART1 Transmission	12
UART2 Reception	30
UART2 Transmission	31
ADC1	13
ADC2	21
DCI	60
ECAN1 Reception	34
ECAN1 Transmission	70
ECAN2 Reception	55
ECAN2 Transmission	71

The DMA controller features eight identical data transfer channels.

Each channel has its own set of control and status registers. Each DMA channel can be configured to copy data either from buffers stored in dual port DMA RAM to peripheral SFRs, or from peripheral SFRs to buffers in DMA RAM.


The DMA controller supports the following features:

- · Word or byte sized data transfers.
- Transfers from peripheral to DMA RAM or DMA RAM to peripheral.
- Indirect Addressing of DMA RAM locations with or without automatic post-increment.
- Peripheral Indirect Addressing In some peripherals, the DMA RAM read/write addresses may be partially derived from the peripheral.
- One-Shot Block Transfers Terminating DMA transfer after one block transfer.
- Continuous Block Transfers Reloading DMA RAM buffer start address after every block transfer is complete.
- Ping-Pong Mode Switching between two DMA RAM start addresses between successive block transfers, thereby filling two buffers alternately.
- Automatic or manual initiation of block transfers
- Each channel can select from 20 possible sources of data sources or destinations.

For each DMA channel, a DMA interrupt request is generated when a block transfer is complete. Alternatively, an interrupt can be generated when half of the block has been filled.

^{© 2009} Microchip Technology Inc.

查询dsPIC33FJ64GP306供应商 FIGURE 8-1: TOP LEVEL SYSTEM ARCHITECTURE USING A DEDICATED TRANSACTION BUS



8.1 DMAC Registers

Each DMAC Channel x (x = 0, 1, 2, 3, 4, 5, 6 or 7) contains the following registers:

- A 16-bit DMA Channel Control register (DMAxCON)
- A 16-bit DMA Channel IRQ Select register (DMAxREQ)
- A 16-bit DMA RAM Primary Start Address Offset register (DMAxSTA)
- A 16-bit DMA RAM Secondary Start Address Offset register (DMAxSTB)
- A 16-bit DMA Peripheral Address register (DMAxPAD)
- A 10-bit DMA Transfer Count register (DMAxCNT)

An additional pair of status registers, DMACS0 and DMACS1, are common to all DMAC channels.

DAM 0		CON: DMA C					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-(
CHEN bit 15	SIZE	DIR	HALF	NULLW	_	—	
U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W
	—	AMOD	E<1:0>			MODE	<1:0>
bit 7							
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15		nnel Enable bit					
	1 = Channel 0 = Channel						
bit 14		Fransfer Size bit					
	1 = Byte						
	0 = Word						
bit 13		r Direction bit (s					
		m DMA RAM ac m peripheral ad					
bit 12		Block Transfer					
	1 = Initiate b	lock transfer cor	mplete interru	pt when half of	the data has b		
	0 = Initiate b	lock transfer cor	mplete interru	pt when all of th	ne data has be	en moved	
bit 11		II Data Periphera					,
	1 = Null data 0 = Normal d		eral in additio	n to DMA RAM	write (DIR bit n	nust also be clea	ar)
bit 10-6		nted: Read as '	0'				
bit 5-4	•	>: DMA Channe		Mode Select bits	S		
	11 = Reserv						
		eral Indirect Add	0				
		er Indirect withou er Indirect with P					
bit 3-2		nted: Read as '					
bit 1-0	•	: DMA Channel		ode Select bits			
					ansfer from/to e	ach DMA RAM	buffer)
		uous, Ping-Pong not, Ping-Pong n					
	01 = One-Si 00 = Continu	iol, Ping-Pong i	noues disable	eu			

查询dsPIC33FJ64GP306供应商

REGISTER 8-2: DMAxREQ: DMA CHANNEL x IRQ SELECT REGISTER

R/W-0	U-0						
FORCE ⁽¹⁾	—	—	—	—	—	—	—
bit 15							bit 8

U-0	R/W-0						
—	IRQSEL6 ⁽²⁾	IRQSEL5 ⁽²⁾	IRQSEL4 ⁽²⁾	IRQSEL3 ⁽²⁾	IRQSEL2 ⁽²⁾	IRQSEL1 ⁽²⁾	IRQSEL0 ⁽²⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 **FORCE:** Force DMA Transfer bit⁽¹⁾

1 = Force a single DMA transfer (Manual mode)

0 = Automatic DMA transfer initiation by DMA request

bit 14-7 Unimplemented: Read as '0'

- bit 6-0 IRQSEL<6:0>: DMA Peripheral IRQ Number Select bits⁽²⁾ 0000000-1111111 = DMAIRQ0-DMAIRQ127 selected to be Channel DMAREQ
 - **Note 1:** The FORCE bit cannot be cleared by the user. The FORCE bit is cleared by hardware when the forced DMA transfer is complete.
 - 2: Please see Table 8-1 for a complete listing of IRQ numbers for all interrupt sources.

查询dsPIC33FJ64GP306供应商

REGISTER 8-3: DMAXSTA: DMA CHANNEL x RAM START ADDRESS OFFSET REGISTER A

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ST/	\<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 **STA<15:0>:** Primary DMA RAM Start Address bits (source or destination)

REGISTER 8-4: DMAxSTB: DMA CHANNEL x RAM START ADDRESS OFFSET REGISTER B

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 STB<7:0>								
bit 15 bit 6 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 STB<7:0> bit 7 bit 7 Legend: V = Writable bit U = Unimplemented bit, read as '0'	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
R/W-0 R/W-0 <th< td=""><td></td><td></td><td></td><td>STB</td><td><15:8></td><td></td><td></td><td></td></th<>				STB	<15:8>			
STB<7:0> bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'	bit 15							bit 8
STB<7:0> bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'								
bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				STE	3<7:0>			
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'	bit 7							bit 0
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'								
•	Legend:							
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown	R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
	-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown

bit 15-0 STB<15:0>: Secondary DMA RAM Start Address bits (source or destination)

在它的TER 335;164(DMAXPAD: TOMA CHANNEL x PERIPHERAL ADDRESS REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		PAD	<15:8>			
						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		PAD)<7:0>			
						bit 0
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' =		'1' = Bit is set		ared	x = Bit is unknown	
	R/W-0	R/W-0 R/W-0 bit W = Writable	PAD R/W-0 R/W-0 R/W-0 PAC bit W = Writable bit	PAD<15:8> R/W-0 R/W-0 R/W-0 PAD<7:0> PAD<7:0>	PAD<15:8> R/W-0 R/W-0 R/W-0 R/W-0 PAD<7:0> bit W = Writable bit U = Unimplemented bit, read	PAD<15:8> $R/W-0 R/W-0 R/W-0 R/W-0 R/W-0$ $PAD<7:0>$ bit W = Writable bit U = Unimplemented bit, read as '0'

bit 15-0 PAD<15:0>: Peripheral Address Register bits

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 8-6: DMAxCNT: DMA CHANNEL x TRANSFER COUNT REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	_	—		—	—	CNT<	9:8> (2)
bit 15				•	•		bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CNT<	:7:0> ⁽²⁾			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
μ							

bit 15-10 Unimplemented: Read as '0'

bit 9-0 CNT<9:0>: DMA Transfer Count Register bits⁽²⁾

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

2: Number of DMA transfers = CNT<9:0> + 1.

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-	
PWCOL7	PWCOL6	PWCOL5	PWCOL4	PWCOL3	PWCOL2	PWCOL1	PWCC	
bit 15				l				
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-	
XWCOL7	XWCOL6	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1	XWCC	
bit 7								
Legend:		C = Clear on	y bit					
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15	1 = Write col	hannel 7 Periph lision detected collision detecte		lision Flag bit				
bit 14	1 = Write col	hannel 6 Periph lision detected collision detecte		lision Flag bit				
bit 13	1 = Write col	hannel 5 Periph lision detected collision detecte		lision Flag bit				
bit 12	1 = Write col	hannel 4 Periph lision detected collision detecte		lision Flag bit				
bit 11	1 = Write col	hannel 3 Periph lision detected collision detecte		lision Flag bit				
bit 10	1 = Write col	hannel 2 Periph lision detected collision detecte		lision Flag bit				
bit 9	1 = Write col	hannel 1 Periph lision detected collision detecte		lision Flag bit				
bit 8	1 = Write col	 0 = No write collision detected PWCOL0: Channel 0 Peripheral Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected 						
bit 7	1 = Write col	 0 = No write collision detected XWCOL7: Channel 7 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected 						
bit 6	1 = Write col	hannel 6 DMA I lision detected collision detecte		llision Flag bit				
bit 5	1 = Write col	hannel 5 DMA I lision detected collision detecte		llision Flag bit				
bit 4	XWCOL4: C	hannel 4 DMA I	RAM Write Co	llision Flag bit				

BEGISTER 337:164(DMAC SOLDMAC CONTROLLER STATUS REGISTER 0 (CONTINUED)

bit 3	XWCOL3: Channel 3 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 2	XWCOL2: Channel 2 DMA RAM Write Collision Flag bit
	1 = Write collision detected0 = No write collision detected
bit 1	XWCOL1: Channel 1 DMA RAM Write Collision Flag bit
	1 = Write collision detected0 = No write collision detected
bit 0	XWCOL0: Channel 0 DMA RAM Write Collision Flag bit
	1 = Write collision detected

0 = No write collision detected

U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-					
_	—	_	—		LSTC	H<3:0>						
bit 15												
R-0 PPST7	R-0 PPST6	R-0 PPST5	R-0 PPST4	R-0 PPST3	R-0 PPST2	R-0 PPST1	R-I PPS					
bit 7	11310	11010	11014	11010	11.012	11011	113					
Legend: R = Readable	hit	W = Writable	hit	II – Unimple	mented bit, rea	d as '0'						
-n = Value at F		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	าดพท					
		i Dicio cot										
bit 15-12	Unimplemer	nted: Read as '	0'									
bit 11-8	LSTCH<3:0>	: Last DMA Ch	annel Active	bits								
	1111 = No D	MA transfer ha	s occurred si	nce system Re	set							
	1110-1000 =											
		data transfer wa data transfer wa										
	0101 = Last data transfer was by DMA Channel 5 0100 = Last data transfer was by DMA Channel 4											
	0011 = Last data transfer was by DMA Channel 3											
		data transfer wa										
	0001 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0											
bit 7												
	PPST7: Channel 7 Ping-Pong Mode Status Flag bit 1 = DMA7STB register selected											
		A register selec										
bit 6		nnel 6 Ping-Por		us Flag bit								
	1 = DMA6ST	B register select A register select	cted	-								
bit 5	PPST5: Cha	nnel 5 Ping-Por	ng Mode Stati	us Flag bit								
		B register select A register select		-								
bit 4	PPST4: Cha	nnel 4 Ping-Por	ng Mode Stati	us Flag bit								
	1 = DMA4STB register selected											
	0 = DMA4STA register selected											
bit 3		nnel 3 Ping-Por	•	us Flag bit								
		B register select A register select										
bit 2	PPST2: Channel 2 Ping-Pong Mode Status Flag bit											
		B register select A register select										
bit 1	PPST1: Cha	nnel 1 Ping-Por	ng Mode Stati	us Flag bit								
		B register select A register select										
bit 0	PPST0: Cha	nnel 0 Ping-Por	ng Mode Stati	us Flag bit								

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
			DSAD	R<15:8>				
bit 15							bit 8	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
			DSAE)R<7:0>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			it	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unk			nown		

bit 15-0 DSADR<15:0>: Most Recent DMA RAM Address Accessed by DMA Controller bits

查询dsPIC33FJ64GP306供应商 9.0 OSCILLATOR CONFIGURATION

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 7.** "**Oscillator**" (DS70186) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The dsPIC33FJXXXGPX06/X08/X10 oscillator system provides:

 Various external and internal oscillator options as clock sources

- An on-chip PLL to scale the internal operating frequency to the required system clock frequency
- The internal FRC oscillator can also be used with the PLL, thereby allowing full-speed operation without any external clock generation hardware
- Clock switching between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- A Clock Control register (OSCCON)
- Nonvolatile Configuration bits for main oscillator selection.

A simplified diagram of the oscillator system is shown in Figure 9-1.




FIGURE 9-1: dsPIC33FJXXXGPX06/X08/X10 OSCILLATOR SYSTEM DIAGRAM

查询dsPIC33FJ64GP306供应商

9.1 CPU Clocking System

There are seven system clock options provided by the dsPIC33FJXXXGPX06/X08/X10:

- FRC Oscillator
- FRC Oscillator with PLL
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- Secondary (LP) Oscillator
- LPRC Oscillator
- FRC Oscillator with postscaler

9.1.1 SYSTEM CLOCK SOURCES

The FRC (Fast RC) internal oscillator runs at a nominal frequency of 7.37 MHz. The user software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> (CLKDIV<10:8>) bits.

The primary oscillator can use one of the following as its clock source:

- 1. XT (Crystal): Crystals and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- 2. HS (High-Speed Crystal): Crystals in the range of 10 MHz to 40 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- 3. EC (External Clock): External clock signal is directly applied to the OSC1 pin.

The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses the SOSCI and SOSCO pins.

The LPRC (Low-Power RC) internal oscillator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip Phase Locked Loop (PLL) to provide a wide range of output frequencies for device operation. PLL configuration is described in **Section 9.1.3 "PLL Configuration**".

The FRC frequency depends on the FRC accuracy (see Table 25-19) and the value of the FRC Oscillator Tuning register (see Register 9-4).

9.1.2 SYSTEM CLOCK SELECTION

The oscillator source that is used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to **Section 22.1 "Configuration Bits"** for further details.) The Initial Oscillator Selection Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Select Configuration bits, POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose between twelve different clock modes, shown in Table 9-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected) Fosc is divided by 2 to generate the device instruction clock (FcY) and the peripheral clock time base (FP). FcY defines the operating speed of the device, and speeds up to 40 MHz are supported by the dsPIC33FJXXXGPX06/X08/X10 architecture.

Instruction execution speed or device operating frequency, FCY, is given by:

EQUATION 9-1: DEVICE OPERATING FREQUENCY

$FCY = \frac{FOSC}{2}$

9.1.3 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides a significant amount of flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 9-2.

The output of the primary oscillator or FRC, denoted as 'FIN', is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected to be in the range of 0.8 MHz to 8 MHz. Since the minimum prescale factor is 2, this implies that FIN must be chosen to be in the range of 1.6 MHz to 16 MHz. The prescale factor 'N1' is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor 'M', by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor 'N2'. This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be either 2, 4 or 8, and must be selected such that the PLL output frequency (Fosc) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS.

For a primary oscillator or FRC oscillator, output 'FIN', the PLL output 'FOSC' is given by:

EQUATION 9-2: Fosc CALCULATION

 $FOSC = FIN \cdot \left(\frac{M}{N1 \cdot N2}\right)$

XT WITH PLL MODE

EXAMPLE

 $F_{CY} = \frac{F_{OSC}}{2} = \frac{1}{2} \left(\frac{1000000 \cdot 32}{2 \cdot 2} \right) = 40 \text{ MIPS}$

EQUATION 9-3:

查询dsPIC33FJ64GP306供应商

For example, suppose a 10 MHz crystal is being used, with "XT with PLL" being the selected oscillator mode. If PLLPRE<4:0> = 0, then N1 = 2. This yields a VCO input of 10/2 = 5 MHz, which is within the acceptable range of 0.8-8 MHz. If PLLDIV<8:0> = 0x1E, then M = 32. This yields a VCO output of 5 x 32 = 160 MHz, which is within the 100-200 MHz range needed.

If PLLPOST<1:0> = 0, then N2 = 2. This provides a Fosc of 160/2 = 80 MHz. The resultant device operating speed is 80/2 = 40 MIPS.

FIGURE 9-2: dsPIC33FJXXXGPX06/X08/X10 PLL BLOCK DIAGRAM




TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	Note
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	xx	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	xx	110	1
Low-Power RC Oscillator (LPRC)	Internal	xx	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	xx	100	1
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	-
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	-
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	_
Primary Oscillator (XT)	Primary	01	010	_
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator with PLL (FRCPLL)	Internal	xx	001	1
Fast RC Oscillator (FRC)	Internal	xx	000	1

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y						
_		COSC<2:0>		—		NOSC<2:0> ⁽²⁾							
bit 15							bit						
R/W-0	U-0	R-0	U-0	R/C-0	U-0	R/W-0	R/W-0						
CLKLOCK		LOCK	_	CF	_	LPOSCEN	OSWEN						
bit 7							bit						
Legend:		v = Value set	from Configur	ation bits on P	OR								
R = Readable	bit	W = Writable	0	U = Unimpler		ad as '0'							
-n = Value at F		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own						
bit 15	Unimplemen	ted: Read as '	0'										
bit 14-12	COSC<2:0>:	Current Oscilla	ator Selection	bits (read-only)								
		C oscillator (FF											
		C oscillator (FF y oscillator (XT	,										
		•	· · ·	PLL									
		011 = Primary oscillator (XT, HS, EC) with PLL 100 = Secondary oscillator (SOSC)											
	101 = Low-Power RC oscillator (LPRC)												
	110 = Fast RC oscillator (FRC) with Divide-by-16 111 = Fast RC oscillator (FRC) with Divide-by-n												
bit 11				с-бу-п									
bit 10-8	Unimplemented: Read as '0' NOSC<2:0>: New Oscillator Selection bits ⁽²⁾												
bit 10-0	NOSC<2:0>: New Oscillator Selection bits ⁽²⁾ 000 = Fast RC oscillator (FRC)												
		C oscillator (FF	,										
	010 = Primary oscillator (XT, HS, EC)												
	011 = Primary oscillator (XT, HS, EC) with PLL												
	100 = Secondary oscillator (SOSC) 101 = Low-Power RC oscillator (LPRC)												
	101 = Low-Power RC oscillator (LPRC) 110 = Fast RC oscillator (FRC) with Divide-by-16												
	111 = Fast RC oscillator (FRC) with Divide-by-n												
bit 7	CLKLOCK: C	lock Lock Ena	ble bit										
	1 = If (FCKSM0 = 1), then clock and PLL configurations are locked												
	If (FCKSM0 = 0), then clock and PLL configurations may be modified 0 = Clock and PLL selections are not locked, configurations may be modified												
bit 6		ted: Read as '		ted, configurati	ons may be r	nodilied							
bit 5	-												
DIL 5	LOCK: PLL Lock Status bit (read-only) 1 = Indicates that PLL is in lock, or PLL start-up timer is satisfied												
				up timer is in p		LL is disabled							
bit 4		ted: Read as '			U								
bit 3	CF: Clock Fai	il Detect bit (re	ad/clear by ap	plication)									
	1 = FSCM ha	as detected clo	ck failure										
		as not detected	l clock failure										
	0 = FSCM has												

2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

查询REGISTER 964GP3 (05 CON: OSCILLATOR CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 1 LPOSCEN: Secondary (LP) Oscillator Enable bit
 - 1 = Enable secondary oscillator
 - 0 = Disable secondary oscillator

bit 0 OSWEN: Oscillator Switch Enable bit

- 1 = Request oscillator switch to selection specified by NOSC<2:0> bits
- 0 = Oscillator switch is complete
- Note 1: Writes to this register require an unlock sequence. Refer to **Section 7. "Oscillator"** (DS70186) in the *"dsPIC33F Family Reference Manual"* (available from the Microchip website) for details.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

R/W-0	R/W-0	жеёско R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0				
ROI	R/W-U	DOZE<2:0>	K/W-1	DOZEN ⁽¹⁾	R/W-U	FRCDIV<2:0>	R/W-0				
pit 15		DOZE~2.02		DOZEN		FRODIV-2.02	bit				
511 15							Dit				
R/W-0	R/W-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
PLLP	OST<1:0>	_		F	PLLPRE<4:0	>					
bit 7							bit				
Legend:		y = Value set	from Configu	ration bits on POF	२						
R = Readab	le bit	W = Writable	bit	U = Unimpleme	ented bit, rea	d as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clear	ed	x = Bit is unkno	own				
bit 15		er on Interrupt b									
		ts will clear the l ts have no effec		nd the processor o	clock/periphe	eral clock ratio is	set to 1:1				
bit 14-12		: Processor Clo									
511 14-12	000 = Fcy/1			Select bits							
	001 = FCY/2										
	010 = FCY/4										
	011 = FCY/8										
		100 = FCY/16									
	101 = FCY/3										
	110 = FCY/6 111 = FCY/1										
L:L 44		-	- h::(1)								
bit 11		ZE Mode Enabl									
				petween the peripl o forced to 1:1	neral clocks	and the processo	of CIOCKS				
bit 10-8	 Processor clock/peripheral clock ratio forced to 1:1 FRCDIV<2:0>: Internal Fast RC Oscillator Postscaler bits 										
	000 = FRC divide by 1 (default)										
	001 = FRC divide by 2										
	010 = FRC divide by 4										
		011 = FRC divide by 8									
		100 = FRC divide by 16									
	101 = FRC divide by 32 110 = FRC divide by 64										
		divide by 256									
bit 7-6		-	Output Divide	er Select bits (also	denoted as	'N2'. PLL postsc	aler)				
	00 = Output					·· ,· ,					
	01 = Output										
	10 = Reserv	10 = Reserved									
	11 = Output	/8									
bit 5	Unimpleme	nted: Read as '	0'								
bit 4-0	PLLPRE<4:	0>: PLL Phase	Detector Inpu	ut Divider bits (also	o denoted as	s 'N1', PLL presca	aler)				
		ut/2 (default)									
	00001 = Inp	out/3									
	•										
	-										
	•										

Note 1: This bit is cleared when the ROI bit is set and an interrupt occurs.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_		_		_			PLLDIV
bit 15							
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-
			PLLC)IV<7:0>			
bit 7							
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is			known	

bit 15-9 Unimplemented: Read as '0'

bit 8-0 PLLDIV<8:0>: PLL Feedback Divisor bits (also denoted as 'M', PLL multiplier)

```
000000000 = 2

00000001 = 3

000000010 = 4

.

.

000110000 = 50 (default)

.

.

11111111 = 513
```

查询dsPIC33FJ64GP306供应商

REGISTER 9-4: OSCTUN: FRC OSCILLATOR TUNING REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	_	—	_	—			_	
bit 15							bit	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	_	10000		-	5:0> ⁽¹⁾	1011 0	1011 0	
bit 7					0.0		bit	
Legend:								
R = Readable I	bit	W = Writable	bit	U = Unimplem	ented bit, read	l as '0'		
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown				
bit 5-0	011111 = Ce 011110 = Ce	RC Oscillator T enter frequency enter frequency enter frequency enter frequency enter frequency	+ 11.625% (8 + 11.25% (8.2 + 0.375% (7.4 (7.37 MHz no - 0.375% (7.3	20 MHz) 40 MHz) minal) 45 MHz)				

Note 1: OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation and is neither characterized nor tested.

查询dsPIC33FJ64GP306供应商

9.2 Clock Switching Operation

Applications are free to switch between any of the four clock sources (Primary, LP, FRC and LPRC) under software control at any time. To limit the possible side effects that could result from this flexibility, dsPIC33FJXXXGPX06/X08/X10 devices have a safeguard lock built into the switch process.

Note: Primary Oscillator mode has three different submodes (XT, HS and EC) which are determined by the POSCMD<1:0> Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch between the different primary submodes without reprogramming the device.

9.2.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the Configuration register must be programmed to '0'. (Refer to **Section 22.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSC control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC bits (OSCCON<14:12>) reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

9.2.2 OSCILLATOR SWITCHING SEQUENCE

At a minimum, performing a clock switch requires this basic sequence:

- 1. If desired, read the COSC bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- Write the appropriate value to the NOSC control bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

1. The clock switching hardware compares the COSC status bits with the new value of the NOSC control bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.

- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and the CF (OSCCON<3>) status bits are cleared.
- The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- 5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC bit values are transferred to the COSC status bits.
- 6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or LP (if LPOSCEN remains set).
 - Note 1: The processor continues to execute code throughout the clock switching sequence. Timing sensitive code should not be executed during this time.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
 - 3: Refer to Section 7. "Oscillator" (DS70186) in the "dsPIC33F Family Reference Manual" for details.

9.3 Fail-Safe Clock Monitor (FSCM)

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by programming. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the Watchdog Timer.

In the event of an oscillator failure, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. Then the application program can either attempt to restart the oscillator or execute a controlled shutdown. The trap can be treated as a warm Reset by simply loading the Reset address into the oscillator fail trap vector.

If the PLL multiplier is used to scale the system clock, the internal FRC is also multiplied by the same factor on clock failure. Essentially, the device switches to FRC with PLL on a clock failure.

查询dsPIC33FJ64GP306供应商 NOTES:

查询dsPIC33FJ64GP306供应商 10.0 POWER-SAVING FEATURES

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9.
 "Watchdog Timer and Power-Saving Modes" (DS70196) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The dsPIC33FJXXXGPX06/X08/X10 devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. dsPIC33FJXXXGPX06/X08/X10 devices can manage power consumption in four different ways:

- Clock frequency
- Instruction-based Sleep and Idle modes
- Software-controlled Doze mode
- · Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

10.1 Clock Frequency and Clock Switching

dsPIC33FJXXXGPX06/X08/X10 devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 9.0 "Oscillator Configuration"**.

10.2 Instruction-Based Power-Saving Modes

dsPIC33FJXXXGPX06/X08/X10 devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembly syntax of the PWRSAV instruction is shown in Example 10-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

10.2.1 SLEEP MODE

Sleep mode has these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate in Sleep mode. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation is disabled in Sleep mode.

The device will wake-up from Sleep mode on any of these events:

- Any interrupt source that is individually enabled.
- Any form of device Reset.
- A WDT time-out.

On wake-up from Sleep, the processor restarts with the same clock source that was active when Sleep mode was entered.

EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV #SLEEP_MODE PWRSAV #IDLE MODE ; Put the device into SLEEP mode ; Put the device into IDLE mode

查询dsPIC33FJ64GP306供应商 10.2.2 IDLE MODE

Idle mode has these features:

- The CPU stops executing instructions.
- · The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device will wake from Idle mode on any of these events:

- Any interrupt that is individually enabled.
- · Any device Reset.
- A WDT time-out.

On wake-up from Idle, the clock is reapplied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

10.3 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate. Doze mode is enabled by setting the DOZEN bit (CLK-DIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLK-DIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

It is also possible to use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLK-DIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the CAN module has been configured for 500 kbps based on this device operating speed. If the device is now placed in Doze mode with a clock frequency ratio of 1:4, the CAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

10.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled via the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers will have no effect and read values will be invalid.

A peripheral module is only enabled if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific dsPIC[®] DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note: If a PMD bit is set, the corresponding module is disabled after a delay of 1 instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of 1 instruction cycle (assuming the module control registers are already configured to enable module operation).

REGISTER	R/W-0	R/W-0	R/W-0	E DISABLE C R/W-0	U-0	U-0	R/W	
T5MD	T4MD	T3MD	T2MD	T1MD	_	_		
bit 15							2011	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W	
I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	C2MD	C1MD	AD1N	
bit 7								
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown	
bit 15	T5MD: Time	r5 Module Disal	ole bit					
		nodule is disable						
	0 = Timer5 n	nodule is enable	ed					
bit 14	-	r4 Module Disal						
		nodule is disable nodule is enable						
bit 13	T3MD: Time	r3 Module Disal	ole bit					
	1 = Timer3 module is disabled							
	0 = Timer3 n	nodule is enable	ed					
bit 12	T2MD: Timer2 Module Disable bit							
	-	nodule is disable nodule is enable						
bit 11		r1 Module Disal						
	-	nodule is disable						
	0 = Timer1 n	nodule is enable	ed					
bit 10-9	Unimpleme	nted: Read as '	0'					
bit 8	DCIMD: DCI	Module Disable	e bit					
		lule is disabled lule is enabled						
bit 7		1 Module Disat	ole bit					
	-	dule is disabled						
	0 = I ² C1 mo	dule is enabled						
bit 6		T2 Module Disa						
		nodule is disabl nodule is enabl						
bit 5		T1 Module Disa						
bit 5		nodule is disabl						
	-	nodule is enable						
bit 4	SPI2MD: SP	12 Module Disa	ble bit					
		dule is disabled dule is enabled						
bit 3	SPI1MD: SP	I1 Module Disa	ble bit					
		dule is disabled						
hit 0		dule is enabled	bla bit					
bit 2	CZMD: ECA	N2 Module Disa	jid 9idi					

查询dsPIC33FJ64GP306供应商

REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1 (CONTINUED)

- bit 1 C1MD: ECAN2 Module Disable bit
 - 1 = ECAN1 module is disabled
 - 0 = ECAN1 module is enabled
- bit 0 AD1MD: ADC1 Module Disable bit
 - 1 = ADC1 module is disabled
 - 0 = ADC1 module is enabled

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W		
IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1N		
bit 15									
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W		
OC8MD	OC7MD	OC6MD	OC5MD	OC4MD	OC3MD	OC2MD	OC1		
bit 7		1				I.			
Legend:									
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15	IC8MD: Inpu	t Capture 8 Mo	dule Disable bi	t					
		oture 8 module oture 8 module							
bit 14	IC7MD: Inpu	t Capture 7 Mo	dule Disable bi	t					
		oture 7 module oture 7 module							
bit 13	IC6MD: Input Capture 6 Module Disable bit								
		oture 6 module oture 6 module							
bit 12	IC5MD: Input Capture 5 Module Disable bit								
		oture 5 module oture 5 module							
bit 11	•	t Capture 4 Mo		t					
		oture 4 module oture 4 module							
bit 10	•	t Capture 3 Mo		t					
		oture 3 module oture 3 module							
bit 9		t Capture 2 Mo		t					
	1 = Input Cap	oture 2 module oture 2 module	is disabled						
bit 8	IC1MD: Inpu	t Capture 1 Mo	dule Disable bi	t					
		oture 1 module oture 1 module							
bit 7	OC8MD: Out	OC8MD: Output Compare 8 Module Disable bit							
	•	ompare 8 modu ompare 8 modu							
bit 6	OC7MD: Out	put Compare 4	Module Disab	le bit					
		ompare 7 modu ompare 7 modu							
bit 5	OC6MD: Out	put Compare 6	Module Disab	le bit					
		ompare 6 modu ompare 6 modu							
bit 4		put Compare 5		le bit					
	1 = Output C	ompare 5 modu	ile is disabled						

查询dsPIC33FJ64GP306供应商

REGISTER 10-2: PMD2: PERIPHERAL MODULE DISABLE CONTROL REGISTER 2 (CONTINUED)

bit 3	OC4MD: Output Compare 4 Module Disable bit 1 = Output Compare 4 module is disabled 0 = Output Compare 4 module is enabled
bit 2	OC3MD: Output Compare 3 Module Disable bit
	1 = Output Compare 3 module is disabled0 = Output Compare 3 module is enabled
bit 1	OC2MD: Output Compare 2 Module Disable bit
	1 = Output Compare 2 module is disabled0 = Output Compare 2 module is enabled
bit 0	OC1MD: Output Compare 1 Module Disable bit
	1 = Output Compare 1 module is disabled
	0 = Output Compare 1 module is enabled

JdsP1C33F REGISTER	了J64GP306供 <u>所</u> 10-3: PMD 3		AL MODUL	E DISABLE C		EGISTER 3	
R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
T9MD	T8MD	T7MD	T6MD		_	_	_
bit 15	·						
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-
_	_	_	_	_	I2C2MD	AD2N	
bit 7							
Lowendi							
Legend: R = Readab	ole bit	W = Writable	bit	U = Unimpler	nented bit, rea	id as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own
bit 14	1 = Timer8 m 0 = Timer8 m	8 Module Disat odule is disable odule is enable 7 Module Disat	ed d				
bit 13	1 = Timer7 m	7 Module Disab odule is disable odule is enable	ed				
bit 12	T6MD: Timer 1 = Timer6 m	6 Module Disat odule is disable odule is enable	ele bit				
bit 11-2	Unimplemen	ted: Read as 'o)'				
bit 1	1 = I2C2 mod	2 Module Disab lule is disabled lule is enabled	le bit				
bit 0	AD2MD: AD2 1 = AD2 mod	Module Disabl ule is disabled ule is enabled	e bit				

查询dsPIC33FJ64GP306供应商 NOTES:

查询你BIC336JBORTS6供应商

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 10. "I/O Ports" (DS70193) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKIN) are shared between the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

11.1 Parallel I/O (PIO) Ports

A parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 illustrates how ports are shared with other peripherals and the associated I/O pin to which they are connected. When a peripheral is enabled and actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.


All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx), read the latch. Writes to the latch, write the latch. Reads from the port (PORTx), read the port pins, while writes to the port pins, write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers and the port pins will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs. An example is the INT4 pin.

Note: The voltage on a digital input pin can be between -0.3V to 5.6V.

FIGURE 11-1: BLOCK DIAGRAM OF A TYPICAL SHARED PORT STRUCTURE



© 2009 Microchip Technology Inc.

查询dsPIC33FJ64GP306供应商 11.2 Open-Drain Configuration

In addition to the PORT, LAT and TRIS registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired digital only pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See **"Pin Diagrams"** for the available pins and their functionality.

11.3 Configuring Analog Port Pins

The use of the ADxPCFGH, ADxPCFGL and TRIS registers control the operation of the ADC port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) is converted.

Clearing any bit in the ADxPCFGH or ADxPCFGL register configures the corresponding bit to be an analog pin. This is also the Reset state of any I/O pin that has an analog (ANx) function associated with it.

Note:	In devices with two ADC modules, if the
	corresponding PCFG bit in either
	AD1PCFGH(L) and AD2PCFGH(L) is
	cleared, the pin is configured as an analog
	input.

When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

Note:	The voltage on an analog input pin can be
	between -0.3V to (VDD + 0.3 V).

EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

MOV 0xFF00, W0 MOV W0, TRISBB NOP btss PORTB, #13

; Configure PORTB<15:8> as inputs ; and PORTB<7:0> as outputs ; Delay 1 cycle ; Next Instruction

11.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

11.5 Input Change Notification

The input change notification function of the I/O ports allows the dsPIC33FJXXXGPX06/X08/X10 devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature is capable of detecting input change-of-states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 24 external signals (CN0 through CN23) that can be selected (enabled) for generating an interrupt request on a change-of-state.

There are four control registers associated with the CN module. The CNEN1 and CNEN2 registers contain the CN interrupt enable (CNxIE) control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source that is connected to the pin and eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the weak pull-up enable (CNxPUE) bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled whenever the port pin is configured as a digital output.

查询dsPIC33FJ64GP306供应商 12.0 TIMER1

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 11.** "**Timers**" (DS70205) in the "*dsPIC33F Family Reference Manual*", which is available from the Microchip web site (www.microchip.com).

The Timer1 module is a 16-bit timer, which can serve as the time counter for the real-time clock, or operate as a free-running interval timer/counter. Timer1 can operate in three modes:

- 16-bit Timer
- 16-bit Synchronous Counter
- 16-bit Asynchronous Counter

Timer1 also supports these features:


- Timer gate operation
- · Selectable prescaler settings
- Timer operation during CPU Idle and Sleep modes
- Interrupt on 16-bit Period register match or falling edge of external gate signal

Figure 12-1 presents a block diagram of the 16-bit timer module.

To configure Timer1 for operation:

- 1. Set the TON bit (= 1) in the T1CON register.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits in the T1CON register.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits in the T1CON register.
- 4. Set or clear the TSYNC bit in T1CON to select synchronous or asynchronous operation.
- 5. Load the timer period value into the PR1 register.
- 6. If interrupts are required, set the interrupt enable bit, T1IE. Use the priority bits, T1IP<2:0>, to set the interrupt priority.

FIGURE 12-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM



REGISTER	32FJ 64G P1CC6 1			EGISTER						
R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
TON	_	TSIDL	_	_	_	_	_			
bit 15						<u> </u>	bit 8			
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0			
	TGATE	TCKPS	S<1:0>	—	TSYNC	TCS	_			
bit 7							bit (
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkne	own			
	-						-			
bit 15	TON: Timer1	On bit								
	1 = Starts 16-	-bit Timer1								
	0 = Stops 16-	-bit Timer1								
bit 14	Unimplemen	ited: Read as '	0'							
bit 13	TSIDL: Stop i	in Idle Mode bit	I							
		ue module ope module operat		levice enters Id de	le mode					
bit 12-7	Unimplemen	ted: Read as '	0'							
bit 6	TGATE: Timer1 Gated Time Accumulation Enable bit									
	When T1CS =									
	This bit is ign									
	<u>When T1CS = 0:</u> 1 = Gated time accumulation enabled									
		ne accumulation								
bit 5-4				le Select bits						
	TCKPS<1:0>: Timer1 Input Clock Prescale Select bits									
	10 = 1:64									
	01 = 1:8									
	00 = 1:1									
bit 3	-	ited: Read as '								
bit 2			ock Input Syn	chronization Se	elect bit					
	$\frac{\text{When TCS}}{1 - Symphree}$		ok input							
		nize external clo nchronize exte		ut						
	When TCS =									
	This bit is ign									
bit 1	TCS: Timer1	Clock Source S	Select bit							
		clock from pin 7	T1CK (on the	rising edge)						
	0 = Internal c	lock (FCY)								

查询dsPIC33FI64GP306供应商 13.0 TIMER2/3, TIMER4/5, TIMER6/7 AND TIMER8/9

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 11.** "**Timers**" (DS70205) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The Timer2/3, Timer4/5, Timer6/7 and Timer8/9 modules are 32-bit timers, which can also be configured as four independent 16-bit timers with selectable operating modes.

As a 32-bit timer, Timer2/3, Timer4/5, Timer6/7 and Timer8/9 operate in three modes:

- Two Independent 16-bit Timers (e.g., Timer2 and Timer3) with all 16-bit operating modes (except Asynchronous Counter mode)
- Single 32-bit Timer
- Single 32-bit Synchronous Counter
- They also support these features:
- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during Idle and Sleep modes
- Interrupt on a 32-bit Period Register Match
- Time Base for Input Capture and Output Compare Modules (Timer2 and Timer3 only)
- ADC1 Event Trigger (Timer2/3 only)
- ADC2 Event Trigger (Timer4/5 only)

Individually, all eight of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed above, except for the event trigger; this is implemented only with Timer2/3. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON, T5CON, T6CON, T7CON, T8CON and T9CON registers. T2CON, T4CON, T6CON and T8CON are shown in generic form in Register 13-1. T3CON, T5CON, T7CON and T9CON are shown in Register 13-2.

For 32-bit timer/counter operation, Timer2, Timer4, Timer6 or Timer8 is the least significant word; Timer3, Timer5, Timer7 or Timer9 is the most significant word of the 32-bit timers.

Note: For 32-bit operation, T3CON, T5CON, T7CON and T9CON control bits are ignored. Only T2CON, T4CON, T6CON and T8CON control bits are used for setup and control. Timer2, Timer4, Timer6 and Timer8 clock and gate inputs are utilized for the 32-bit timer modules, but an interrupt is generated with the Timer3, Timer5, Ttimer7 and Timer9 interrupt flags.

To configure Timer2/3, Timer4/5, Timer6/7 or Timer8/9 for 32-bit operation:

- 1. Set the corresponding T32 control bit.
- 2. Select the prescaler ratio for Timer2, Timer4, Timer6 or Timer8 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- 4. Load the timer period value. PR3, PR5, PR7 or PR9 contains the most significant word of the value, while PR2, PR4, PR6 or PR8 contains the least significant word.
- If interrupts are required, set the interrupt enable bit, T3IE, T5IE, T7IE or T9IE. Use the priority bits, T3IP<2:0>, T5IP<2:0>, T7IP<2:0> or T9IP<2:0>, to set the interrupt priority. While Timer2, Timer4, Timer6 or Timer8 control the timer, the interrupt appears as a Timer3, Timer5, Timer7 or Timer9 interrupt.
- 6. Set the corresponding TON bit.

The timer value at any point is stored in the register pair, TMR3:TMR2, TMR5:TMR4, TMR7:TMR6 or TMR9:TMR8. TMR3, TMR5, TMR7 or TMR9 always contains the most significant word of the count, while TMR2, TMR4, TMR6 or TMR8 contains the least significant word.

To configure any of the timers for individual 16-bit operation:


- 1. Clear the T32 bit corresponding to that timer.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.


A block diagram for a 32-bit timer pair (Timer4/5) example is shown in Figure 13-1 and a timer (Timer4) operating in 16-bit mode example is shown in Figure 13-2.

Note: Only Timer2 and Timer3 can trigger a DMA data transfer.

查询dsPIC33FJ64GP306供应商

FIGURE 13-1: TIMER2/3 (32-BIT) BLOCK DIAGRAM⁽¹⁾





	3F164GP306	THEON, T	4CON, T6C	ON OR T8CO	N) CONTRO	DL REGISTER	
R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON		TSIDL	—	—	—	—	_
bit 15							bit
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0
_	TGATE	-	S<1:0>	T32	_	TCS ⁽¹⁾	
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, re	ad as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkno	own
			·				
bit 15	TON: Timerx When T32 = 1 = Starts 32- 0 = Stops 32- When T32 = 1 = Starts 16- 0 = Stops 16-	<u>1:</u> bit Timerx/y bit Timerx/y <u>0:</u> bit Timerx					
bit 14	Unimplemen	ted: Read as '	0'				
bit 13	TSIDL: Stop	in Idle Mode bi	t				
		ue module ope module operat		device enters Id	lle mode		
bit 12-7	Unimplemen	ted: Read as '	0'				
bit 6	When TCS = This bit is ign When TCS = 1 = Gated tim	ored.	n enabled	n Enable bit			
bit 5-4	TCKPS<1:0> 11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1	: Timerx Input	Clock Presca	le Select bits			
bit 3	T32: 32-bit Ti 1 = Timerx ar	mer Mode Sele nd Timery form nd Timery act a	a single 32-b				
bit 3 bit 2	T32: 32-bit Ti 1 = Timerx ar 0 = Timerx ar	nd Timery form	a single 32-b s two 16-bit t				
	T32: 32-bit Ti 1 = Timerx ar 0 = Timerx ar Unimplement TCS: Timerx	nd Timery form nd Timery act a I ted: Read as ' Clock Source S clock from pin	a single 32-b ls two 16-bit t o' Select bit ⁽¹⁾	imers			

Note 1: The TxCK pin is not available on all timers. Refer to the "Pin Diagrams" section for the available pins.

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-(
TON ⁽¹⁾		TSIDL ⁽²⁾	_			_	
bit 15							
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-(
0-0	TGATE ⁽¹⁾	TCKPS<		0-0	0-0	TCS ^(1,3)	-0
bit 7	TOAL	TORE	1.02			100	
Legend:							
R = Readable	e bit	W = Writable I	oit	U = Unimple	emented bit, rea	ad as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkno	own
				0 2000 000			
bit 15	TON: Timery	On bit ⁽¹⁾					
	1 = Starts 16						
	0 = Stops 16	bit Timery					
bit 14	Unimplemer	ited: Read as 'o)'				
bit 13	TSIDL: Stop	in Idle Mode bit	(2)				
		ue module oper module operati			dle mode		
bit 12-7	Unimplemer	ited: Read as 'd)'				
bit 6	TGATE: Time	ery Gated Time	Accumulatio	n Enable bit ⁽¹⁾			
	When TCS =						
	This bit is ign						
	<u>When TCS =</u>	<u>0:</u> ne accumulation	anablad				
		ne accumulation					
bit 5-4		: Timer3 Input (ale Select bits ⁽¹	1)		
	11 = 1:256						
	10 = 1:64						
	01 = 1:8						
h it 0 0	00 = 1:1	tod. Dood on 'r	. 3				
bit 3-2	-	ited: Read as 'd Clock Source S					
bit 1	,			riging edge)			
	1 = External 0 = Internal c	clock from pin T lock (FcY)		nsing eage)			
bit 0	Unimplemer	ted: Read as 'o)'				

- 2: When 32-bit timer operation is enabled (T32 = 1) in the Timer Control register (TxCON<3>), the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.
- 3: The TyCK pin is not available on all timers. Refer to the "Pin Diagrams" section for the available pins.

functions are set through T2CON.

查询dsPIC33FJ64GP306供应商 NOTES:

查询dsPIC33FJ64GP306供应商 14.0 INPUT CAPTURE

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 12. "Input Capture" (DS70198) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The dsPIC33FJXXXGPX06/X08/X10 devices support up to eight input capture channels.

The input capture module captures the 16-bit value of the selected Time Base register when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:

Simple Capture Event modes 1. -Capture timer value on every falling edge of input at ICx pin

FIGURE 14-1:

-Capture timer value on every rising edge of input at ICx pin

INPUT CAPTURE BLOCK DIAGRAM


- Capture timer value on every edge (rising and falling)
- 3. Prescaler Capture Event modes
 - -Capture timer value on every 4th rising edge of input at ICx pin
 - -Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select between one of two 16-bit timers (Timer2 or Timer3) for the time base. The selected timer can use either an internal or external clock.

Other operational features include:

- · Device wake-up from capture pin during CPU Sleep and Idle modes
- · Interrupt on input capture event
- 4-word FIFO buffer for capture values
 - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Input capture can also be used to provide additional sources of external interrupts

Note: Only IC1 and IC2 can trigger a DMA data transfer. If DMA data transfers are required, the FIFO buffer size must be set to 1 (ICI < 1:0 > = 0.0).



查询dsPIC33FJ64GP306供应商

14.1 Input Capture Registers

REGISTER 14-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	—	ICSIDL	—	_	—	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0
ICTMR ⁽¹⁾	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>	
bit 7							bit 0

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Unimplemented: Read as '0'
ICSIDL: Input Capture Module Stop in Idle Control bit 1 = Input capture module will halt in CPU Idle mode 0 = Input capture module will continue to operate in CPU Idle mode
Unimplemented: Read as '0'
ICTMR: Input Capture Timer Select bits ⁽¹⁾ 1 = TMR2 contents are captured on capture event 0 = TMR3 contents are captured on capture event
ICI<1:0>: Select Number of Captures per Interrupt bits
 11 = Interrupt on every fourth capture event 10 = Interrupt on every third capture event 01 = Interrupt on every second capture event 00 = Interrupt on every capture event
ICOV: Input Capture Overflow Status Flag bit (read-only)
1 = Input capture overflow occurred0 = No input capture overflow occurred
ICBNE: Input Capture Buffer Empty Status bit (read-only)
 1 = Input capture buffer is not empty, at least one more capture value can be read 0 = Input capture buffer is empty
ICM<2:0>: Input Capture Mode Select bits
 111 = Input capture functions as interrupt pin only when device is in Sleep or Idle mode (Rising edge detect only, all other control bits are not applicable.) 110 = Unused (module disabled) 101 = Capture mode, every 16th rising edge 100 = Capture mode, every 4th rising edge 011 = Capture mode, every rising edge 010 = Capture mode, every falling edge 001 = Capture mode, every falling edge 001 = Capture mode, every edge (rising and falling) (ICI<1:0> bits do not control interrupt generation for this mode.) 000 = Input capture module turned off



查询dsPIC33FJ64GP306供应商 15.0 OUTPUT COMPARE


Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06/X08/X10 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 13. "Output Compare" (DS70209) in the "dsPIC33F Family Reference Manual",, which is available on the Microchip web site (www.microchip.com).

The output compare module can select either Timer2 or Timer3 for its time base. The module compares the value of the timer with the value of one or two Compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the Compare register value. The output compare module generates either a single output pulse, or a sequence of output pulses, by changing the state of the output pin on the compare match events. The output compare module can also generate interrupts on compare match events.

The output compare module has multiple operating modes:

- Active-Low One-Shot mode
- Active-High One-Shot mode
- Toggle mode
- Delayed One-Shot mode
- Continuous Pulse mode
- PWM mode without Fault Protection
- · PWM mode with Fault Protection





查询dsPIC33FJ64GP306供应商 15.1 Output Compare Modes

Configure the Output Compare modes by setting the appropriate Output Compare Mode (OCM<2:0>) bits in the Output Compare Control (OCxCON<2:0>) register. Table 15-1 lists the different bit settings for the Output Compare modes. Figure 15-2 illustrates the output compare operation for various modes. The user


application must disable the associated timer when writing to the Output Compare Control registers to avoid malfunctions.

Note: See Section 13. "Output Compare" (DS70209) in the "dsPIC33F Family Reference Manual" for OCxR and OCxRS register restrictions.

OCM<2:0>	Mode	OCx Pin Initial State	OCx Interrupt Generation		
000	Module Disabled	Controlled by GPIO register	_		
001	Active-Low One-Shot	0	OCx rising edge		
010	Active-High One-Shot	1	OCx falling edge		
011	Toggle	Current output is maintained	OCx rising and falling edge		
100	Delayed One-Shot	0	OCx falling edge		
101	Continuous Pulse	0	OCx falling edge		
110	PWM without Fault Protection	'0', if OCxR is zero '1', if OCxR is non-zero	No interrupt		
111	PWM with Fault Protection	'0', if OCxR is zero'1', if OCxR is non-zero	OCFA falling edge for OC1 to OC4		

TABLE 15-1: OUTPUT COMPARE MODES

FIGURE 15-2: OUTPUT COMPARE OPERATION



U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
_		OCSIDL		_		—	
bit 15	·	·				· ·	
U-0	U-0	U-0	R-0, HC	R/W-0	R/W-0	R/W-0	R/W
_		_	OCFLT	OCTSEL		OCM<2:0>	
bit 7							
Legend:		HC = Hardware	Clearable bit				
R = Readab	le bit	W = Writable bi	t	U = Unimpler	mented bit, r	ead as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 12-5 bit 4	0 = Output 0 Unimpleme OCFLT: PW 1 = PWM Fa	 OCSIDL: Stop Output Compare in Idle Mode Control bit 1 = Output Compare x halts in CPU Idle mode 0 = Output Compare x continues to operate in CPU Idle mode Unimplemented: Read as '0' OCFLT: PWM Fault Condition Status bit 1 = PWM Fault condition has occurred (cleared in hardware only) 0 = No PWM Fault condition has occurred (this bit is only used when OCM<2:0> = 111) 					
bit 3 bit 2-0	OCTSEL: C 1 = Timer3 i 0 = Timer2 i	utput Compare T s the clock source s the clock source Output Compare	imer Select bit e for Compare x e for Compare x				
	111 = PWM 110 = PWM 101 = Initial 100 = Initial 011 = Comp	mode on OCx, F mode on OCx, F ize OCx pin low, g ize OCx pin low, g pare event toggles ize OCx pin high,	ault pin enablec ault pin disablec generate continu generate single s OCx pin	l duous output pul: output pulse on	OCx pin	pin	

查询dsPIC33FJ64GP306供应商 NOTES:

查询dsPIC33FJ64GP306供应商 16.0 SERIAL PERIPHERAL

INTERFACE (SPI)

Note:	This data sheet summarizes the features of the dsPIC33FJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 18 .
	"Serial Peripheral Interface (SPI)"
	(DS70206) in the "dsPIC33F Family
	Reference Manual", which is available
	from the Microchip web site
	(www.microchip.com).


The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, ADC, etc. The SPI module is compatible with SPI and SIOP from Motorola[®].

Note: In this section, the SPI modules are referred to together as SPIx, or separately as SPI1 and SPI2. Special Function Registers will follow a similar notation. For example, SPIxCON refers to the control register for the SPI1 or SPI2 module. Each SPI module consists of a 16-bit shift register, SPIxSR (where x = 1 or 2), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates various status conditions.

The serial interface consists of 4 pins: SDIx (serial data input), SDOx (serial data output), SCKx (shift clock input or output), and SSx (active-low slave select).

In Master mode operation, SCK is a clock output but in Slave mode, it is a clock input.

FIGURE 16-1: SPI MODULE BLOCK DIAGRAM



查询dsPIC33FJ64GP306供应商

REGISTER 16-1: SPIXSTAT: SPIX STATUS AND CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
SPIEN	—	SPISIDL	_	—	—	—	—			
bit 15							bit 8			
U-0	R/C-0	U-0	U-0	U-0	U-0	R-0	R-0			
	SPIROV					SPITBF	SPIRBF			
bit 7							bit 0			
		0 01	1.11							
Legend:		C = Clearable				1				
R = Readabl		W = Writable I	oit		mented bit, read					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown			
bit 15	SPIEN: SPIX	Enable bit								
DIL 15		module and con	figures SCK		$\frac{1}{2}$	rial part pipe				
	0 = Disables I		iligules SCR	x, 300x, 301x		lai port pins				
bit 14	Unimplemen	ted: Read as 'o)'							
bit 13	SPISIDL: Sto	p in Idle Mode	bit							
		ue module opei			lle mode					
		module operati		ode						
bit 12-7	-	ted: Read as 'o								
bit 6	SPIROV: Receive Overflow Flag bit 1 = A new byte/word is completely received and discarded. The user software has not read the									
		data in the SPI			ied. The user s	oftware has not	read the			
		ow has occurre	•							
bit 5-2	Unimplemen	ted: Read as 'd)'							
bit 1	SPITBF: SPD	x Transmit Buffe	er Full Status	bit						
		not yet started,		full						
		started, SPIxTX								
		set in hardward					SPIxSR.			
bit 0	-	Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxSR. SPIRBF: SPIx Receive Buffer Full Status bit								
		complete, SPIx								
		s not complete,		empty						
	•	set in hardward) SPIxRXB. reading SPIxRX				

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹	
bit 15							k	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
SSEN ⁽³⁾	CKP	MSTEN		SPRE<2:0> ⁽²⁾)	PPRE<	<1:0> ⁽²⁾	
bit 7							k	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'		
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkr	nown	
bit 15-13	Unimplemer	nted: Read as	ʻ0'					
bit 12	DISSCK: Dis	able SCKx pin	bit (SPI Maste	er modes only)				
		SPI clock is disa SPI clock is ena		ctions as I/O				
bit 11	DISSDO: Disable SDOx pin bit							
	1 = SDOx pir 0 = SDOx pir	n is not used by n is controlled b	y module; pin by the module	functions as I/O				
bit 10	MODE16: Word/Byte Communication Select bit							
		ication is word)				
bit 9	SMP: SPIx Data Input Sample Phase bit							
		<u>e:</u> a sampled at e a sampled at m						
				in Slave mode.				
bit 8	CKE: SPIx Clock Edge Select bit ⁽¹⁾ 1 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6)							
	0 = Serial ou	tput data chang	ges on transiti	on from Idle clo	clock state to lo	ve clock state (s ve clock state (s	see bit 6) see bit 6)	
bit 7	SSEN: Slave Select Enable bit (Slave mode) ⁽³⁾							
		used for Slave not used by mo		rolled by port fu	inction			
bit 6	CKP: Clock Polarity Select bit							
				ve state is a low e state is a high				
bit 5	MSTEN: Mas	ster Mode Enat	ole bit					
	1 = Master m 0 = Slave mo							
	he CKE bit is no PI modes (FRM		ramed SPI m	odes. The user	should progran	n this bit to 'o' f	or the Fran	
	-	-	condary prese	alers to a value	of 1:1.			
_ . D					U 1.1.			

3: This bit must be cleared when FRMEN = 1.

查询dsPIC33FJ64GP306供应商

REGISTER 16-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

bit 4-2	SPRE<2:0>: Secondary Prescale bits (Master mode) ⁽²⁾ 111 = Secondary prescale 1:1 110 = Secondary prescale 2:1
	•
	•
	•
	000 = Secondary prescale 8:1
bit 1-0	PPRE<1:0>: Primary Prescale bits (Master mode) ⁽²⁾
	11 = Primary prescale 1:1
	10 = Primary prescale 4:1
	01 = Primary prescale 16:1
	00 = Primary prescale 64:1

- **Note 1:** The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Framed SPI modes (FRMEN = 1).
 - 2: Do not set both Primary and Secondary prescalers to a value of 1:1.
 - 3: This bit must be cleared when FRMEN = 1.

REGISTER 19	5 ¹ 3 ¹² SPixC	ON2: SPIx CC	NTROL F	REGISTER 2				
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-(
FRMEN	SPIFSD	FRMPOL	_	_	—	—	_	
bit 15								
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-(
	_				_	FRMDLY		
bit 7						1 1		
Legend:								
R = Readable b	oit	W = Writable b	it	U = Unimple	mented bit, read	d as '0'		
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			own	
bit 15	1 = Framed S	med SPIx Suppo SPIx support ena SPIx support disa	bled (SSx	pin used as fran	ne sync pulse ir	nput/output)		
bit 14	 SPIFSD: Frame Sync Pulse Direction Control bit 1 = Frame sync pulse input (slave) 0 = Frame sync pulse output (master) 							
bit 13	FRMPOL: Frame Sync Pulse Polarity bit 1 = Frame sync pulse is active-high 0 = Frame sync pulse is active-low							
bit 12-2		nted: Read as '0						
bit 1	FRMDLY: Frame Sync Pulse Edge Select bit							
	1 = Frame sy	nc pulse coincid	es with firs	t bit clock				

查匈耳ESPIC33FJ64GP306供应商

查询dsPIC33FJ64GP306供应商 17.0 INTER-INTEGRATED CIRCUIT™ (I²C™)

This data sheet summarizes the features Note: of the dsPIC33FJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 19. Circuit™ "Inter-Integrated (l²C[™])" (DS70195) in the "dsPIC33F Family Reference Manual", which is available the Microchip from web site (www.microchip.com).

The Inter-Integrated Circuit (I^2C) module provides complete hardware support for both Slave and Multi-Master modes of the I^2C serial communication standard, with a 16-bit interface.

The dsPIC33FJXXXGPX06/X08/X10 devices have up to two I²C interface modules, denoted as I2C1 and I2C2. Each I²C module has a 2-pin interface: the SCLx pin is clock and the SDAx pin is data.

Each I^2C module 'x' (x = 1 or 2) offers the following key features:

- I²C interface supporting both master and slave operation.
- I²C Slave mode supports 7 and 10-bit address.
- I²C Master mode supports 7 and 10-bit address.
- I²C Port allows bidirectional transfers between master and slaves.
- Serial clock synchronization for I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control).
- I²C supports multi-master operation; detects bus collision and will arbitrate accordingly.

17.1 Operating Modes

The hardware fully implements all the master and slave functions of the I^2C Standard and Fast mode specifications, as well as 7 and 10-bit addressing.

The I²C module can operate either as a slave or a master on an I²C bus.

The following types of I^2C operation are supported:

- I²C slave operation with 7-bit address
- I²C slave operation with 10-bit address
- I²C master operation with 7 or 10-bit address

For details about the communication sequence in each of these modes, please refer to the "*dsPIC33F Family Reference Manual*".

17.2 I²C Registers


I2CxCON and I2CxSTAT are control and status registers, respectively. The I2CxCON register is readable and writable. The lower six bits of I2CxSTAT are read-only. The remaining bits of the I2CSTAT are read/write.

I2CxRSR is the shift register used for shifting data, whereas I2CxRCV is the buffer register to which data bytes are written, or from which data bytes are read. I2CxRCV is the receive buffer. I2CxTRN is the transmit register to which bytes are written during a transmit operation.

The I2CxADD register holds the slave address. A status bit, ADD10, indicates 10-bit Address mode. The I2CxBRG acts as the Baud Rate Generator (BRG) reload value.

In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV and an interrupt pulse is generated.

查询dsPIC33FJ64GP306供应商 FIGURE 17-1: I²C™ BLOCK DIAGRAM (x = 1 OR 2)



查询dsPIC33FJ64GP306供应商

REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-1 HC	R/W-0	R/W-0	R/W-0	R/W-0				
I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN				
bit 15							bit				
R/W-0	R/W-0	R/W-0	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC				
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN				
bit 7		1					bit				
Legend:			nented bit, rea	d as '0'							
R = Readable	bit	W = Writable		HS = Set in h	ardware	HC = Cleared	in hardware				
-n = Value at I		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr					
			•				IOWIT				
bit 15	12CEN: 12Cx	Enable bit									
						as serial port pir	าร				
			-	are controlled	by port functio	ns					
bit 14	-	ted: Read as '									
bit 13		p in Idle Mode									
			ration when de		n Idle mode						
bit 12		•	ontrol bit (when		I ² C slave)						
	1 = Release S		(
	0 = Hold SCLx clock low (clock stretch)										
	If STREN = 1: Bit is R/W (i.e., software may write '0' to initiate stretch and write '1' to release clock). Hardware clea										
					d of slave rece		lardware clea				
	If STREN = 0										
			/ only write '1'	to release cloc	ck). Hardware c	lear at beginnin	ig of slave				
bit 11	IPMIEN: Intel	ligent Peripher	al Managemer	nt Interface (IP	MI) Enable bit						
	1 = IPMI mod 0 = IPMI mod		III addresses A	cknowledged							
bit 10	A10M: 10-bit	Slave Address	s bit								
	-	is a 10-bit slav									
bit 9	DISSLW: Disa	able Slew Rate	e Control bit								
		control disable									
bit 8		us Input Levels									
	1 = Enable I/0	•	ls compliant wi	th SMBus spe	cification						
		-		rating as I ² C s	slave)						
bit 7	GCEN. Gene										
bit 7			a general call a		eived in the I2C	xRSR					
bit 7	1 = Enable in (module i	nterrupt when a is enabled for a	a general call a reception)		ived in the I2C	xRSR					
	1 = Enable in (module i 0 = General o	nterrupt when a is enabled for a call address di	a general call a reception) sabled	ddress is rece		xRSR					
bit 7 bit 6	1 = Enable in (module i 0 = General o STREN: SCL	nterrupt when a is enabled for call address dia x Clock Stretch	a general call a reception) sabled n Enable bit (w	ddress is rece		xRSR					
	1 = Enable in (module i 0 = General o STREN: SCL: Used in conju	aterrupt when a is enabled for call address di x Clock Stretch nction with SC	a general call a reception) sabled n Enable bit (w	ddress is rece hen operating		xRSR					

查询dsPIC33FJ64GP306供应商

REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master, applicable during master receive) Value that will be transmitted when the software initiates an Acknowledge sequence. 1 = Send NACK during Acknowledge 0 = Send ACK during Acknowledge
bit 4	ACKEN: Acknowledge Sequence Enable bit (when operating as I ² C master, applicable during master receive)
	 1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence 0 = Acknowledge sequence not in progress
bit 3	RCEN: Receive Enable bit (when operating as I ² C master)
	1 = Enables Receive mode for I^2C . Hardware clear at end of eighth bit of master receive data byte 0 = Receive sequence not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I ² C master)
	 1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence 0 = Stop condition not in progress
bit 1	RSEN: Repeated Start Condition Enable bit (when operating as I ² C master)
	 1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence
	0 = Repeated Start condition not in progress
bit 0	SEN: Start Condition Enable bit (when operating as I ² C master)
	 1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence 0 = Start condition not in progress

R-0 HSC	R-0 HSC	U-0	U-0	U-0	R/C-0 HS	R-0 HSC	R-0 H				
ACKSTAT	TRSTAT		_	—	BCL	GCSTAT	ADD				
bit 15		·				-					
R/C-0 HS	R/C-0 HS	R-0 HSC	R/C-0 HSC	R/C-0 HSC	R-0 HSC	R-0 HSC	R-0 H				
IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBI				
bit 7		•		•		•					
Legend:		U = Unimple	mented bit, rea	ad as '0'		C = Clear only	/ bit				
R = Readable	bit	W = Writable	bit	ardware	HSC = Hardwa	are set/cle					
-n = Value at I	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkn	iown				
bit 15 bit 14	(when operati 1 = NACK rec 0 = ACK rece Hardware set	ACKSTAT: Acknowledge Status bit when operating as I ² C master, applicable to master transmit operation) = NACK received from slave = ACK received from slave fardware set or clear at end of slave Acknowledge. TRSTAT: Transmit Status bit (when operating as I ² C master, applicable to master transmit operation)									
	1 = Master tra 0 = Master tra	ansmit is in pro ansmit is not ir	ogress (8 bits · n progress	+ ACK)		end of slave Ack	-				
bit 13-11	Unimplemen	ted: Read as	ʻ0'								
bit 10	1 = A bus coll 0 = No collisio	on		ing a master o	peration						
bit 9	1 = General o 0 = General o		as received as not received		ss. Hardware o	clear at Stop det	ection.				
bit 8	1 = 10-bit add 0 = 10-bit add	it Address Sta Iress was mat Iress was not at match of 2	ched matched	ched 10-bit ad	dress. Hardwa	re clear at Stop	detection				
bit 7	1 = An attemp 0 = No collisio	on	I2CxTRN regis	ster failed beca CxTRN while b							
bit 6	1 = A byte wa 0 = No overflo	ow.	ile the I2CxR0	CV register is s RSR to I2CxRC	C C						
bit 5	1 = Indicates 0 = Indicates	that the last by that the last by				f slave byte.					
bit 4	P: Stop bit	that a Stop bit	has been det			·					

查询dsPIC33FJ64GP306供应商 REGISTER 17-2: 12CxSTAT: 12Cx STATUS REGISTER (CONTINUED)

bit 3	S: Start bit
	 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last
	Hardware set or clear when Start, Repeated Start or Stop detected.
bit 2	R_W: Read/Write Information bit (when operating as I ² C slave)
	 1 = Read - indicates data transfer is output from slave 0 = Write - indicates data transfer is input to slave Hardware set or clear after reception of I²C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	1 = Receive complete, I2CxRCV is full
	0 = Receive not complete, I2CxRCV is empty
	Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	1 = Transmit in progress, I2CxTRN is full
	0 = Transmit complete, I2CxTRN is empty
	Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	_	—	_		—	AMSK9	AMSK8
bit 15					•	-	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0
bit 7					•		bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-10 Unimplemented: Read as '0'

bit 9-0 AMSKx: Mask for Address bit x Select bit

1 = Enable masking for bit x of incoming message address; bit match not required in this position

0 = Disable masking for bit x; bit match required in this position

查询dsPIC33FJ64GP306供应商 NOTES:

查询dsPIC33FJ64GP306供应商

18.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 17. "UART" (DS70188) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the dsPIC33FJXXXGPX06/X08/X10 device family. The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins and also includes an IrDA[®] encoder and decoder.

The primary features of the UART module are:


- Full-Duplex, 8 or 9-bit Data Transmission through the UxTX and UxRX pins
- Even, Odd or No Parity Options (for 8-bit data)
- · One or Two Stop bits

- Hardware Flow Control Option with UxCTS and UxRTS pins
- Fully Integrated Baud Rate Generator with 16-bit Prescaler
- Baud rates ranging from 1 Mbps to 15 bps at 16x mode at 40 MIPS
- Baud rates ranging from 4 Mbps to 61 bps at 4x mode at 40 MIPS
- 4-deep First-In-First-Out (FIFO) Transmit Data Buffer
- · 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- · Transmit and Receive Interrupts
- A Separate Interrupt for all UART Error Conditions
- · Loopback mode for Diagnostic Support
- · Support for Sync and Break Characters
- · Supports Automatic Baud Rate Detection
- IrDA[®] Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA[®] Support

A simplified block diagram of the UART is shown in Figure 18-1. The UART module consists of the key important hardware elements:

- Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

FIGURE 18-1: UART SIMPLIFIED BLOCK DIAGRAM



- **Note 1:** Both UART1 and UART2 can trigger a DMA data transfer. If U1TX, U1RX, U2TX or U2RX is selected as a DMA IRQ source, a DMA transfer occurs when the U1TXIF, U1RXIF, U2TXIF or U2RXIF bit gets set as a result of a UART1 or UART2 transmission or reception.
 - 2: If DMA transfers are required, the UART TX/RX FIFO buffer must be set to a size of 1 byte/word (i.e., UTXISEL<1:0> = 00 and URXISEL<1:0> = 00).

查询dsPIC33FJ64GP306供应商

REGISTER 18-1: UxMODE: UARTx MODE REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
UARTEN ⁽¹⁾		USIDL	IREN ⁽²⁾	RTSMD	—	UEN	<1:0>
bit 15			1				bit 8
R/W-0 HC	R/W-0	R/W-0 HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	L<1:0>	STSEL
bit 7							bit 0
Legend:		HC = Hardwa	re cleared				
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15		ARTx Enable bi	_F (1)				
				e controlled by	UARTx as defi	ned by UEN<1	·0>
					port latches; U		
bit 14	-	ted: Read as '	o'				
bit 13	-	in Idle Mode bi					
	1 = Discontin	ue module operation	eration when o		dle mode		
bit 12		Encoder and D					
		coder and deco					
	0 = IrDA [®] en	coder and deco	oder disabled				
bit 11	RTSMD: Mod	le Selection for	UxRTS Pin b	vit			
		in in Simplex n in in Flow Cont					
bit 10	Unimplemen	ted: Read as '	o'				
bit 9-8	UEN<1:0>: U	IARTx Enable b	oits				
					; UxCTS pin co	ntrolled by port	latches
		IxRX, UxCTS a					ut latabaa
					d; UxCTS pin c S and UxRTS/E		
	port latel						
bit 7	WAKE: Wake	-up on Start bit	Detect Durin	g Sleep Mode	Enable bit		
	1 = UARTx w	vill continue to s	sample the Ux	RX pin; interru	pt generated o	n falling edge;	bit cleared
		are on following	g rising edge				
	0 = No wake	-					
bit 6		RTx Loopback		bit			
		oopback mode k mode is disat					
bit 5	-	p-Baud Enable					
SIL C	1 = Enable b		urement on th		ter - requires re	eception of a S	ync field (55h)
		e measuremen					
	efer to Section abling the UAR					ce <i>Manual"</i> for	information on
EI				sinit operation.			

2: This feature is only available for the 16x BRG mode (BRGH = 0).

查询dsPIC33FJ64GP306供应商 REGISTER 18-1: UXMODE: UARTX MODE REGISTER (CONTINUED) bit 4 **URXINV:** Receive Polarity Inversion bit 1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1' bit 3 BRGH: High Baud Rate Enable bit 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode) 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode) bit 2-1 PDSEL<1:0>: Parity and Data Selection bits 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity bit 0 STSEL: Stop Bit Selection bit 1 = Two Stop bits 0 = One Stop bit

- **Note 1:** Refer to **Section 17. "UART"** (DS70188) in the *"dsPIC33F Family Reference Manual"* for information on enabling the UART module for receive or transmit operation.
 - 2: This feature is only available for the 16x BRG mode (BRGH = 0).

REGISTER	18-2-64(Dx8)64	UART × STA		CONTROL R	EGISTER		
R/W-0	R/W-0	R/W-0	U-0	R/W-0 HC	R/W-0	R-0	R-1
UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN ⁽¹⁾	UTXBF	TRMT
bit 15						1	bit 8
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0
URXIS	SEL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7							bit (
Legend:		HC = Hardwar	e cleared				
R = Readable	e bit	W = Writable b	oit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15,13 bit 14 bit 12	11 = Reserver 10 = Interrupt transmit 01 = Interrupt operatio 00 = Interrupt at least of UTXINV: Tran <u>If IREN = 0:</u> 1 = UxTX Idl 0 = UxTX Idl <u>If IREN = 1:</u> 1 = IrDA [®] en 0 = IrDA [®] en	t when a charac buffer becomes t when the last of ons are complete t when a charac one character of nsmit Polarity In e state is '0'	ter is transfe s empty character is s ed ter is transfe pen in the tra version bit e state is '1' e state is '0'	erred to the Transhifted out of the	nsmit Shift Regi e Transmit Shift	Register; all tr	ansmit
bit 12 bit 11	UTXBRK: Tra 1 = Send Syn cleared b	ansmit Break bit ansmit Break bit nc Break on nex by hardware upo eak transmission	t transmission completio	n	lowed by twelve	e '0' bits, follow	ed by Stop bi
bit 10	UTXEN: Tran	ismit Enable bit ⁽	1)				
		enabled, UxTX disabled, any p			rted and buffer	is reset. UxTX	pin controlled
bit 9	UTXBF: Tran	smit Buffer Full	Status bit (re	ead-only)			
	1 = Transmit	buffer is full buffer is not full	at least on	a more charact	er can be writte	0	
bit 8		mit Shift Registe					
υισ	1 = Transmit	Shift Register is Shift Register is	empty and t	ransmit buffer is			as completed
bit 7-6	URXISEL<1:	0>: Receive Inte	errupt Mode	Selection bits			
	11 = Interrupt 10 = Interrupt 0x = Interrup	t is set on UxRS t is set on UxRS t is set when an Receive buffer ha	R transfer m R transfer m y character	naking the receinaking the receinaking the receinaking the receination and the receina	ive buffer 3/4 ful	ll (i.e., has 3 da	ita characters

Note 1: Refer to **Section 17. "UART"** (DS70188) in the *"dsPIC33F Family Reference Manual"* for information on enabling the UART module for transmit operation.

查询dsPIC33FJ	64GP306供应商
	18-2: UXSTA: UARTX STATUS AND CONTROL REGISTER (CONTINUED)
bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	 1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect 0 = Address Detect mode disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (read/clear only)
	 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 → 0 transition) will reset the receiver buffer and the UxRSR to the empty state
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty

Note 1: Refer to **Section 17. "UART"** (DS70188) in the *"dsPIC33F Family Reference Manual"* for information on enabling the UART module for transmit operation.

查访esPIC33FJ64GP306供应商

查询<u>好的IC32RIGACP2CED</u>CAR (ECAN™) MODULE

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 21. "Enhanced Controller Area Network (ECAN™)" (DS70185) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

19.1 Overview

The Enhanced Controller Area Network (ECAN) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments. The dsPIC33FJXXXGPX06/X08/X10 devices contain up to two ECAN modules.

The CAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH specification. The module will support CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader may refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- Standard and extended data frames
- 0-8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- Automatic response to remote transmission requests
- Up to 8 transmit buffers with application specified prioritization and abort capability (each buffer may contain up to 8 bytes of data)
- Up to 32 receive buffers (each buffer may contain up to 8 bytes of data)
- Up to 16 full (standard/extended identifier) acceptance filters
- 3 full acceptance filter masks
- DeviceNet[™] addressing support
- Programmable wake-up functionality with integrated low-pass filter
- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- Programmable clock source

- Programmable link to input capture module (IC2 for both CAN1 and CAN2) for time-stamping and network synchronization
- · Low-power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

19.2 Frame Types

The CAN module transmits various types of frames which include data messages, or remote transmission requests initiated by the user, as other frames that are automatically generated for control purposes. The following frame types are supported:

· Standard Data Frame:

A standard data frame is generated by a node when the node wishes to transmit data. It includes an 11-bit Standard Identifier (SID), but not an 18-bit Extended Identifier (EID).

• Extended Data Frame:

An extended data frame is similar to a standard data frame, but includes an extended identifier as well.

• Remote Frame:

It is possible for a destination node to request the data from the source. For this purpose, the destination node sends a remote frame with an identifier that matches the identifier of the required data frame. The appropriate data source node will then send a data frame as a response to this remote request.

• Error Frame:

An error frame is generated by any node that detects a bus error. An error frame consists of two fields: an error flag field and an error delimiter field.

· Overload Frame:


An overload frame can be generated by a node as a result of two conditions. First, the node detects a dominant bit during interframe space which is an illegal condition. Second, due to internal conditions, the node is not yet able to start reception of the next message. A node may generate a maximum of 2 sequential overload frames to delay the start of the next message.

Interframe Space:

Interframe space separates a proceeding frame (of whatever type) from a following data or remote frame.

查询dsPIC33FJ64GP306供应商

FIGURE 19-1: ECAN^M MODULE BLOCK DIAGRAM



查询dsPIC33FJ64GP306供应商

19.3 Modes of Operation

The CAN module can operate in one of several operation modes selected by the user. These modes include:

- Initialization Mode
- Disable Mode
- Normal Operation Mode
- Listen Only Mode
- Listen All Messages Mode
- Loopback Mode

Modes are requested by setting the REQOP<2:0> bits (CiCTRL1<10:8>). Entry into a mode is Acknowledged by monitoring the OPMODE<2:0> bits (CiCTRL1<7:5>). The module will not change the mode and the OPMODE bits until a change in mode is acceptable, generally during bus Idle time, which is defined as at least 11 consecutive recessive bits.

19.3.1 INITIALIZATION MODE

In the Initialization mode, the module will not transmit or receive. The error counters are cleared and the interrupt flags remain unchanged. The programmer will have access to Configuration registers that are access restricted in other modes. The module will protect the user from accidentally violating the CAN protocol through programming errors. All registers which control the configuration of the module can not be modified while the module is on-line. The CAN module will not be allowed to enter the Configuration mode while a transmission is taking place. The Configuration mode serves as a lock to protect the following registers:

- All Module Control Registers
- Baud Rate and Interrupt Configuration Registers
- Bus Timing Registers
- Identifier Acceptance Filter Registers
- Identifier Acceptance Mask Registers

19.3.2 DISABLE MODE

In Disable mode, the module will not transmit or receive. The module has the ability to set the WAKIF bit due to bus activity, however, any pending interrupts will remain and the error counters will retain their value.

If the REQOP<2:0> bits (CiCTRL1<10:8>) = 001, the module will enter the Module Disable mode. If the module is active, the module will wait for 11 recessive bits on the CAN bus, detect that condition as an Idle bus, then accept the module disable command. When the OPMODE<2:0> bits (CiCTRL1<7:5>) = 001, that indicates whether the module successfully went into Module Disable mode. The I/O pins will revert to normal I/O function when the module is in the Module Disable mode.

The module can be programmed to apply a low-pass filter function to the CiRX input line while the module or the CPU is in Sleep mode. The WAKFIL bit (CiCFG2<14>) enables or disables the filter.

Typically, if the CAN module is allowed to Note: transmit in a particular mode of operation and a transmission is requested immediately after the CAN module has been placed in that mode of operation, the module waits for 11 consecutive recessive bits on the bus before starting transmission. If the user switches to Disable mode within this 11-bit period, then this transmission is aborted and the corresponding TXABT bit is set and TXREQ bit is cleared.

19.3.3 NORMAL OPERATION MODE

Normal Operation mode is selected when REQOP<2:0> = 000. In this mode, the module is activated and the I/O pins will assume the CAN bus functions. The module will transmit and receive CAN bus messages via the CiTX and CiRX pins.

19.3.4 LISTEN ONLY MODE

If the Listen Only mode is activated, the module on the CAN bus is passive. The transmitter buffers revert to the port I/O function. The receive pins remain inputs. For the receiver, no error flags or Acknowledge signals are sent. The error counters are deactivated in this state. The Listen Only mode can be used for detecting the baud rate on the CAN bus. To use this, it is necessary that there are at least two further nodes that communicate with each other.

19.3.5 LISTEN ALL MESSAGES MODE

The module can be set to ignore all errors and receive any message. The Listen All Messages mode is activated by setting REQOP<2:0> = '111'. In this mode, the data which is in the message assembly buffer, until the time an error occurred, is copied in the receive buffer and can be read via the CPU interface.

19.3.6 LOOPBACK MODE

If the Loopback mode is activated, the module will connect the internal transmit signal to the internal receive signal at the module boundary. The transmit and receive pins revert to their port I/O function.

查询dsPIC33FJ64GP306供应商

REGISTER 19-1: CiCTRL1: ECAN™ CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	r-0	R/W-1	R/W-0	R/W-0				
—	—	CSIDL	ABAT	—		REQOP<2:0>					
bit 15							bit 8				
R-1	R-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0				
	OPMODE<2:0>		_	CANCAP	—	_	WIN				
bit 7							bit C				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	r = Bit is Rese	erved				
bit 15-14	Unimplement	ted: Read as '	0'								
bit 13	CSIDL: Stop										
		•		levice enters Id	lle mode						
L:1 4 0	0 = Continue	-									
bit 12	ABAT: Abort A	-			will aloar this h	it when all trans	missions				
	are aborted		abolt liansin				1115510115				
bit 11	Reserved: Do	o not use									
bit 10-8	REQOP<2:0>		eration Mode	bits							
	000 = Set Normal Operation mode										
	001 = Set Disable mode										
	010 = Set Loopback mode 011 = Set Listen Only Mode										
	100 = Set Co	-									
	101 = Reserv	ed - do not us	е								
	110 = Reserv										
	111 = Set List	-									
bit 7-5	OPMODE<2:0	•		1.							
	000 = Module 001 = Module		•	be							
	010 = Module										
	011 = Module										
	100 = Module 101 = Reserv		ation mode								
	110 = Reserv										
	111 = Module		I Messages m	node							
bit 4	Unimplement	ted: Read as '	0'								
bit 3	CANCAP: CA	AN Message F	Receive Timer	Capture Event	t Enable bit						
	1 = Enable inp 0 = Disable C		sed on CAN n	nessage receiv	/e						
bit 2-1	Unimplement	-	0'								
bit 0	WIN: SFR Ma										
	1 = Use filter \										
	0 = Use buffer										

查询dsPIC33FJ64GP306供应商

REGISTER 19-2: CiCTRL2: ECAN™ CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—		_	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
	—	—			DNCNT<4:0>		
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 15-5	Unimplemen	ted: Read as '	0'				
bit 4-0	DNCNT<4:0>	: DeviceNet™	Filter Bit Num	ber bits			
	10010-11111	= Invalid sele	ction				
	10001 = Com	pare up to dat	a byte 3, bit 6	with EID<17>			
	•						
	•						

00001 = Compare up to data byte 1, bit 7 with EID<0> 00000 = Do not compare data bytes

查询dsPIC33FJ64GP306供应商

REGISTER 19-3: CiVEC: ECAN[™] INTERRUPT CODE REGISTER

U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
_	—	—			FILHIT<4:0	>	
bit 15							bit 8
U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0
_				ICODE<6:0>	-		
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, re	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkı	nown
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12-8	FILHIT<4:0>:	Filter Hit Num	ber bits				
	10000-1111	1 = Reserved					
	01111 = Filte	r 15					
	•						
	•						
	00001 = Filte 00000 = Filte						
bit 7		ted: Read as '	o'				
bit 6-0	-	Interrupt Flag					
		11111 = Resei					
		IFO almost full					
	1000011 = R	eceiver overflo	w interrupt				
		/ake-up interru	pt				
	1000001 = E 1000000 = N						
		11111 = Rese i	ved				
	0001111 = R	B15 buffer Inte	errupt				
	•						
	•						
		B9 buffer inter					
		B8 buffer inter RB7 buffer inte	-				
		RB6 buffer inte					
		RB5 buffer inte					
		RB4 buffer inte					
		RB3 buffer inte					
		RB2 buffer inte RB1 buffer inte					
		RB0 Buffer inte					

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-(
	DMABS<2:0>		—	—	_	_	
bit 15					-		
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W
_					FSA<4:0>		
bit 7							
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
	101 = 24 buf 100 = 16 buf 011 = 12 buf 010 = 8 buffe 001 = 6 buffe	ved fers in DMA RA fers in DMA RA fers in DMA RA fers in DMA RAN ers in DMA RAN ers in DMA RAN	M M M A				
bit 12-5	Unimplemer	nted: Read as '	0'				
bit 4-0	FSA<4:0>: F 11111 = RB 11110 = RB	30 buffer 31 buffer	s with Buffer	bits			

REGISTER	319 -5 64(Cirr)	ECAN™ FI	FO STATU	S REGISTER			
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
_	_			FBP<	:5:0>		
bit 15							bit 8
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
_	_			FNRB	<5:0>		
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpleme	ented bit, re	ad as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unkno			own
bit 13-8 bit 7-6	011111 = F 011110 = F	RB30 buffer IRB1 buffer		i			
bit 5-0	-	: FIFO Next Rea		nter hits			
	011111 = F 011110 = F 000001 = 7	RB31 buffer					

查词和EGISTER 1946. ^{P30} Cill和中空CAN™ INTERRUPT FLAG REGISTER

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
—	—	ТХВО	TXBP	RXBP	TXWAR	RXWAR	EWARN
bit 15							bit 8
R/C-0	R/C-0	R/C-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0
IVRIF	WAKIF	ERRIF	_	FIFOIF	RBOVIF	RBIF	TBIF
bit 7					•		bit 0

Legend:	C = Clear only bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

L:4 / / / /	
bit 15-14	Unimplemented: Read as '0'
bit 13	TXBO: Transmitter in Error State Bus Off bit
bit 12	TXBP: Transmitter in Error State Bus Passive bit
bit 11	RXBP: Receiver in Error State Bus Passive bit
bit 10	TXWAR: Transmitter in Error State Warning bit
bit 9	RXWAR: Receiver in Error State Warning bit
bit 8	EWARN: Transmitter or Receiver in Error State Warning bit
bit 7	IVRIF: Invalid Message Received Interrupt Flag bit
bit 6	WAKIF: Bus Wake-up Activity Interrupt Flag bit
bit 5	ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register)
bit 4	Unimplemented: Read as '0'
bit 3	FIFOIF: FIFO Almost Full Interrupt Flag bit
bit 2	RBOVIF: RX Buffer Overflow Interrupt Flag bit
bit 1	RBIF: RX Buffer Interrupt Flag bit
bit 0	TBIF: TX Buffer Interrupt Flag bit

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	_	—	_	_		
bit 15				-	•		bit 8	
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
IVRIE	WAKIE	ERRIE	—	FIFOIE	RBOVIE	RBIE	TBIE	
bit 7				•	•		bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared	'0' = Bit is cleared x = Bit is unknown		

bit 15-8	Unimplemented: Read as '0'

- bit 7 IVRIE: Invalid Message Received Interrupt Enable bit
- bit 6 WAKIE: Bus Wake-up Activity Interrupt Flag bit
- bit 5 ERRIE: Error Interrupt Enable bit

bit 4 Unimplemented: Read as '0'

- bit 3 FIFOIE: FIFO Almost Full Interrupt Enable bit
- bit 2 RBOVIE: RX Buffer Overflow Interrupt Enable bit
- bit 1 **RBIE:** RX Buffer Interrupt Enable bit
- bit 0 TBIE: TX Buffer Interrupt Enable bit

查询 REGISTER 1948. CIEC E CAN™ TRANSMIT/RECEIVE ERROR COUNT REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0
		TERR	CNT<7:0>			
						bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0
		RERR	CNT<7:0>			
						bit 0
	W = Writable bit		U = Unimplemen	ted bit, rea	ad as '0'	
२	'1' = Bit is set		'0' = Bit is cleared	b	x = Bit is unkr	iown
		R-0 R-0 W = Writable bit	R-0 R-0 R-0 RERR W = Writable bit	R-0 R-0 R-0 RERRCNT<7:0> W = Writable bit U = Unimplement	TERRCNT<7:0> R-0 R-0 R-0 RERRCNT<7:0> W = Writable bit U = Unimplemented bit, real	TERRCNT<7:0> R-0 R-0 R-0 R-0 RERRCNT<7:0> W = Writable bit U = Unimplemented bit, read as '0'

bit 15-8**TERRCNT<7:0>:** Transmit Error Count bitsbit 7-0**RERRCNT<7:0>:** Receive Error Count bits

REGISTER	3359.64CP206	<u>GRÈCÀ</u> N™ I	BAUD RAT	E CONFIGUR	ATION REGI	STER 1			
U-0 U-0		U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—	-	—	—	—	—		
bit 15							bit		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
SJ	W<1:0>			BRI	P<5:0>				
bit 7							bit		
Legend:									
R = Readab	ole bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15-8	Unimplomo	nted: Read as '	0'						
	-			hite					
bit 7-6	11 = Length	Synchronizatior	i Jump width	DIIS					
	10 = Length								
	01 = Length	is 2 x Tq							
	00 = Length	is 1 x Tq							
bit 5-0	BRP<5:0>:	Baud Rate Pres	scaler bits						
	11 1111 =	Tq = 2 x 64 x 1/	FCAN						
	•								
	•								
	•								
		To - 0 v 0 v 1/F							

- 00 0010 = TQ = 2 x 3 x 1/FCAN 00 0001 = TQ = 2 x 2 x 1/FCAN
- $100 0001 = 10 = 2 \times 2 \times 17 \text{FCAN}$ $00 0000 = TQ = 2 \times 1 \times 1/\text{FCAN}$

U-0	R/W-x	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	WAKFIL					SEG2PH<2:0>	
bit 15				•			bi
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SEG2PHTS	SAM	:	SEG1PH<2:0	>		PRSEG<2:0>	
bit 7							bi
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	mented bit, read	d as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 13-11 bit 10-8	0 = CAN bus Unimplemer	line filter is not nted: Read as ' 0>: Phase Buff	used for wak	·			
bit 13-11	0 = CAN bus		used for wak	ke-up			
	111 = Length 000 = Length	n is 8 x Tq n is 1 x Tq	Ū.				
bit 7	1 = Freely pr			lect bit tion Processing	Time (IPT), wi	nichever is grea	iter
bit 6	1 = Bus line i	le of the CAN b is sampled thre is sampled once	e times at the				
bit 5-3	SEG1PH<2:0 111 = Length 000 = Length		fer Segment 1	l bits			
bit 2-0	PRSEG<2:0: 111 = Length	>: Propagation	Time Segme	ent bits			

查记的PER33-144CP326供应意N™ ACCEPTANCE FILTER ENABLE REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8
bit 15							bit 8

| R/W-1 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| FLTEN7 | FLTEN6 | FLTEN5 | FLTEN4 | FLTEN3 | FLTEN2 | FLTEN1 | FLTEN0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

FLTENn: Enable Filter n to Accept Messages bits

1 = Enable Filter n

0 = Disable Filter n

REGISTER 19-12: CiBUFPNT1: ECAN™ FILTER 0-3 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
10,00-0			10/00-0	10,00-0	-		10,00-0	
	F3BP	<3:0>			F2BI	><3:0>		
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F1BP	<3:0>			F0BF	><3:0>		
bit 7							bit C	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	-n = Value at POR '1' = Bit is set			'0' = Bit is clea	ared	x = Bit is unkr	nown	
bit 15-12	F3BP<3:0>:	RX Buffer Writt	en when Filte	r 3 Hits bits				
bit 11-8	F2BP<3:0>:	RX Buffer Writt	en when Filte	r 2 Hits bits				
bit 7-4	F1BP<3:0>:	RX Buffer Writt	en when Filte	r 1 Hits bits				
bit 3-0	F0BP<3:0>:	RX Buffer Writt	en when Filte	r 0 Hits bits				
		hits received ir hits received ir						

:

• 0001 = Filter hits received in RX Buffer 1 0000 = Filter hits received in RX Buffer 0

查询dsPIC33FJ64GP306供应商 REGISTER 19-13: CIBUFPNT2: ECAN™ FILTER 4-7 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	F7BP<	<3:0>		F6BP<3:0>					
bit 15							bit 8		

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F5BP<	<3:0>		F4BP<3:0>				
bit 7							bit 0	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12	F7BP<3:0>: RX Buffer Written when Filter 7 Hits bits
bit 11-8	F6BP<3:0>: RX Buffer Written when Filter 6 Hits bits
bit 7-4	F5BP<3:0>: RX Buffer Written when Filter 5 Hits bits
bit 3-0	F4BP<3:0>: RX Buffer Written when Filter 4 Hits bits

REGISTER 19-14: CiBUFPNT3: ECAN™ FILTER 8-11 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F11BP	<3:0>		F10BP<3:0>				
bit 15							bit 8	

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F9BP<	<3:0>		F8BP<3:0>				
bit 7				•			bit 0	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 11-8 F10BP<3:0>: RX Buffer Written when Filter 10 Hits bits

bit 7-4 **F9BP<3:0>:** RX Buffer Written when Filter 9 Hits bits

bit 3-0 F8BP<3:0>: RX Buffer Written when Filter 8 Hits bits

霍德·BFER 19-15: CIBUFENF章ECAN™ FILTER 12-15 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F15B	><3:0>			F14B	P<3:0>		
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
F13BP<3:0>				F12BP<3:0>				
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set		'0' = Bit is cleared x = Bit is unknown						

bit 15-12	F15BP<3:0)>: RX Bu	ffer Written	when	Filter	15 Hits	bits

- bit 11-8 **F14BP<3:0>:** RX Buffer Written when Filter 14 Hits bits
- bit 7-4 F13BP<3:0>: RX Buffer Written when Filter 13 Hits bits

bit 3-0 F12BP<3:0>: RX Buffer Written when Filter 12 Hits bits

查询depIC33FI64CP306供应意 REGISTER 19-16: CIRXENSID: ECAN™ ACCEPTANCE FILTER n STANDARD IDENTIFIER (n = 0, 1, ..., 15)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 15							bit 8

R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	_	EXIDE	—	EID17	EID16
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-5	SID<10:0>: Standard Identifier bits 1 = Message address bit SIDx must be '1' to match filter 0 = Message address bit SIDx must be '0' to match filter
bit 4	Unimplemented: Read as '0'
bit 3	EXIDE: Extended Identifier Enable bit
	If MIDE = 1 then:
	1 = Match only messages with extended identifier addresses
	0 = Match only messages with standard identifier addresses
	$\frac{\text{If MIDE} = 0 \text{ then:}}{2}$
	Ignore EXIDE bit.
bit 2	Unimplemented: Read as '0'
bit 1-0	EID<17:16>: Extended Identifier bits
	1 = Message address bit EIDx must be '1' to match filter
	0 = Message address bit EIDx must be '0' to match filter
	0 = Message address bit EIDx must be '0' to match filter

REGISTER 19-17: CiRXFnEID: ECAN[™] ACCEPTANCE FILTER n EXTENDED IDENTIFIER (n = 0, 1, ..., 15)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID7 | EID6 | EID5 | EID4 | EID3 | EID2 | EID1 | EID0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

EID<15:0>: Extended Identifier bits

1 = Message address bit EIDx must be '1' to match filter

0 = Message address bit EIDx must be '0' to match filter

霍迪dsPIC33FI64CP306供应商: ECAN™ FILTER 7-0 MASK SELECTION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F7M	SK<1:0>	F6MSI	<<1:0>	F5MS	K<1:0>	F4MSI	<<1:0>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	SK<1:0>	-	<1:0>		K<1:0>	-	<1:0>
bit 7	01(\$1.02	1 210101	(\$1.02	1 1100		1 0000	bit 0
							5110
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is clea	ared	x = Bit is unkr	nown	
bit 15-14	F7MSK<1:0>	: Mask Source	e for Filter 7 bit	t			
bit 13-12	F6MSK<1:0>	: Mask Source	e for Filter 6 bi	t			
bit 11-10	F5MSK<1:0>	: Mask Source	e for Filter 5 bit	t			
bit 9-8	F4MSK<1:0>	: Mask Source	e for Filter 4 bi	t			
bit 7-6	F3MSK<1:0>	: Mask Source	e for Filter 3 bit	t			
bit 5-4	F2MSK<1:0>	: Mask Source	e for Filter 2 bi	t			
bit 3-2	F1MSK<1:0>	: Mask Source	e for Filter 1 bi	t			
bit 1-0	F0MSK<1:0>	: Mask Source	e for Filter 0 bi	t			
	11 = Reserve 10 = Accepta	ed nce Mask 2 reg	gisters contain	mask			

01 = Acceptance Mask 1 registers contain mask

00 = Acceptance Mask 0 registers contain mask

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-	
F15N	1SK<1:0>	F14MS	F14MSK<1:0>		F13MSK<1:0>		F12MSK<1:0>	
bit 15								
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
F11MSK<1:0>		F10MS	K<1:0>	F9MS	K<1:0>	F8MSI	< <1:0>	
bit 7								
Legend:								
R = Readabl	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'		
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		

F14MSK<1:0>: Mask Source for Filter 14 bit (same values as bit 15-14)

F13MSK<1:0>: Mask Source for Filter 13 bit (same values as bit 15-14)

F12MSK<1:0>: Mask Source for Filter 12 bit (same values as bit 15-14)

F11MSK<1:0>: Mask Source for Filter 11 bit (same values as bit 15-14)

F10MSK<1:0>: Mask Source for Filter 10 bit (same values as bit 15-14)

F9MSK<1:0>: Mask Source for Filter 9 bit (same values as bit 15-14)

F8MSK<1:0>: Mask Source for Filter 8 bit (same values as bit 15-14)

© 2009 Microchip Technology Inc.

bit 13-12

bit 11-10

bit 9-8

bit 7-6

bit 5-4

bit 3-2

bit 1-0

查询dsPIC REGISTER	33F164GP306(19-20: Cirxm		™ ACCEPT	ANCE FILTE	R MASK n ST	ANDARD ID	ENTIFIER
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 15							bit 8
-							
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	—	MIDE	—	EID17	EID16
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-5	1 = Include bi	Standard Identi t SIDx in filter o s don't care in t	comparison	on			
bit 4	Unimplemen	ted: Read as '	0'				
bit 3	MIDE: Identif	ier Receive Mo	ode bit				
	0 = Match eit	her standard o	r extended ad	dress messag	ddress) that corr e if filters match EID) = (Messag		DE bit in filter
bit 2	Unimplemen	ted: Read as '	0'				
bit 1-0	EID<17:16>:	Extended Iden	tifier bits				
		it EIDx in filter s don't care in		son			

REGISTER 19-21: CIRXMnEID: ECAN™ ACCEPTANCE FILTER MASK n EXTENDED IDENTIFIER

Legend:		\\/\\/;itable					
bit 7							bit 0
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
bit 15							bit 8
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 E

EID<15:0>: Extended Identifier bits

1 = Include bit EIDx in filter comparison

0 = Bit EIDx is don't care in filter comparison

查询de BIC 33 FIG4 52.3 Citt 在 21: ECAN™ RECEIVE BUFFER FULL REGISTER 1

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8
bit 15							bit 8

| R/C-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| RXFUL7 | RXFUL6 | RXFUL5 | RXFUL4 | RXFUL3 | RXFUL2 | RXFUL1 | RXFUL0 |
| bit 7 | | | | | | | bit 0 |

Legend:	C = Clear only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

RXFUL<15:0>: Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty (clear by application software)

REGISTER 19-23: CiRXFUL2: ECAN™ RECEIVE BUFFER FULL REGISTER 2

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL31 | RXFUL30 | RXFUL29 | RXFUL28 | RXFUL27 | RXFUL26 | RXFUL25 | RXFUL24 |
| bit 15 | | | | | | | bit 8 |

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL23 | RXFUL22 | RXFUL21 | RXFUL20 | RXFUL19 | RXFUL18 | RXFUL17 | RXFUL16 |
| bit 7 | | | | | | | bit 0 |

Legend:	C = Clear only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

RXFUL<31:16>: Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty (clear by application software)

霍爸哈TER 19-24.4 Cin XOV 四 種 CAN™ RECEIVE BUFFER OVERFLOW REGISTER 1

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8
bit 15							bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0
bit 7	•	•	•				bit 0

Legend:	C = Clear only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

RXOVF<15:0>: Receive Buffer n Overflow bits

1 = Module pointed a write to a full buffer (set by module)

0 = Overflow is cleared (clear by application software)

REGISTER 19-25: CIRXOVF2: ECAN™ RECEIVE BUFFER OVERFLOW REGISTER 2

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF31 | RXOVF30 | RXOVF29 | RXOVF28 | RXOVF27 | RXOVF26 | RXOVF25 | RXOVF24 |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/C-0 |
| RXOVF23 | RXOVF22 | RXOVF21 | RXOVF20 | RXOVF19 | RXOVF18 | RXOVF17 | RXOVF16 |
| bit 7 | • | | | | | | bit 0 |

Legend:	C = Clear only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

RXOVF<31:16>: Receive Buffer n Overflow bits

1 = Module pointed a write to a full buffer (set by module)

0 = Overflow is cleared (clear by application software)

R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-			
TXENn	TXABTn	TXLARBn	TXERRn	TXREQn	RTRENn	TXnPR				
bit 15										
R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-			
TXENm	TXABTm ⁽¹⁾	TXLARBm ⁽¹⁾		TXREQm	RTRENm	TXmPF	RI<1:0>			
bit 7										
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'				
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own			
bit 15-8	Soo Dofinitio	on for Bits 7-0,	Controla Buf	for n						
bit 7		п юг ыіз 7-0, RX Buffer Sele		ier n						
		Bn is a transm								
		Bn is a receive								
bit 6	TXABTm: Me	Tm: Message Aborted bit ⁽¹⁾								
		1 = Message was aborted								
		completed tran	nsmission succ	essfully						
bit 5	TXLARBm:	Message Lost	Arbitration bit ⁽¹)						
	1 = Message	lost arbitration	while being se	ent						
	•	did not lose ar		•						
bit 4		rror Detected E	•							
		or occurred wh								
		or did not occu		ssage was bei	ng sent					
bit 3		lessage Send I	-							
					it will automatic equest a messag		the mes			
bit 2	RTRENm: Au	uto-Remote Tra	ansmit Enable I	oit						
		emote transmit emote transmit								
bit 1-0	TXmPRI<1:0	>: Message Ti	ransmission Pr	iority bits						
		message prior								
		ermediate mes	sage priority							
	01 = Low inte									

查询dsPIC33FJ64GP306供应商

Note: The buffers, SID, EID, DLC, Data Field and Receive Status registers are located in DMA RAM.

REGISTER 19-27: CiTRBnSID: ECAN™ BUFFER n STANDARD IDENTIFIER (n = 0, 1, ..., 31)

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	SID10	SID9	SID8	SID7	SID6
bit 15							bit 8
DIT 15							

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SID5 | SID4 | SID3 | SID2 | SID1 | SID0 | SRR | IDE |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 U	nimplemented: Read as '0'
-------------	---------------------------

- bit 12-2 SID<10:0>: Standard Identifier bits
- bit 1 SRR: Substitute Remote Request bit
 - 1 = Message will request remote transmission
 - 0 = Normal message
- bit 0 IDE: Extended Identifier bit
 - 1 = Message will transmit extended identifier
 - 0 = Message will transmit standard identifier

REGISTER 19-28: CITRBnEID: ECAN™ BUFFER n EXTENDED IDENTIFIER (n = 0, 1, ..., 31)

U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
—	_	—	_	EID17	EID16	EID15	EID14
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID13	EID12	EID11	EID10	EID9	EID8	EID7	EID6
bit 7	-						bit 0
Legend:							
R = Readable bit W		W = Writable bit		U = Unimplemented bit, read as '0'			

-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12 Unimplemented: Read as '0'

bit 11-0 EID<17:6>: Extended Identifier bits

查说	REGISTER 1	4CP3064# 9-29: CiTRB	nDLC: ECAN	I™ BUFFER	n DATA LE	NGTH CONT	ROL (n = 0, 1	,, 31)
	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	EID5	FID4	EID3	EID2	FID1	FID0	RTR	RB1

EIDO	EID4	EIDS	EIDZ	EIDT	EIDU	RIR	KD I
bit 15							bit 8
U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	RB0	DLC3	DLC2	DLC1	DLC0
bit 7							bit 0
l egend:							

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10	EID<5:0>: Extended Identifier bits
bit 9	RTR: Remote Transmission Request bit
	1 = Message will request remote transmission0 = Normal message
bit 8	RB1: Reserved Bit 1
	User must set this bit to '0' per CAN protocol.
bit 7-5	Unimplemented: Read as '0'
bit 4	RB0: Reserved Bit 0
	User must set this bit to '0' per CAN protocol.
bit 3-0	DLC<3:0>: Data Length Code bits

REGISTER 19-30: CiTRBnDm: ECAN™ BUFFER n DATA FIELD BYTE m (n = 0, 1, ..., 31; m = 0, 1, ..., 7)⁽¹⁾

| R/W-x |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRBnDm7 | TRBnDm6 | TRBnDm5 | TRBnDm4 | TRBnDm3 | TRBnDm2 | TRBnDm1 | TRBnDm0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 TRBnDm<7:0>: Data Field Buffer 'n' Byte 'm' bits

Note 1: The Most Significant Byte contains byte (m + 1) of the buffer.

REGISTER 19-31:4 Citrenstan ECAN™ RECEIVE BUFFER n STATUS (n = 0, 1, ..., 31)

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
—	—	—	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHIT0	
bit 15						•	bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown				

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **FILHIT<4:0>:** Filter Hit Code bits (only written by module for receive buffers, unused for transmit buffers) Encodes number of filter that resulted in writing this buffer.

bit 7-0 Unimplemented: Read as '0'

查询dsPIC33FJ64GP306供应商

20.0 DATA CONVERTER INTERFACE (DCI) MODULE

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 20. "Data Converter Interface (DCI)" (DS70288) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

20.1 Module Introduction

The dsPIC33FJXXXGPX06/X08/X10 Data Converter Interface (DCI) module allows simple interfacing of devices, such as audio coder/decoders (Codecs), ADC and D/A converters. The following interfaces are supported:

- Framed Synchronous Serial Transfer (Single or Multi-Channel)
- Inter-IC Sound (I²S) Interface
- AC-Link Compliant mode

The DCI module provides the following general features:

- Programmable word size up to 16 bits
- Supports up to 16 time slots, for a maximum frame size of 256 bits
- Data buffering for up to 4 samples without CPU overhead

20.2 Module I/O Pins

There are four I/O pins associated with the module. When enabled, the module controls the data direction of each of the four pins.

20.2.1 CSCK PIN

The CSCK pin provides the serial clock for the DCI module. The CSCK pin may be configured as an input or output using the CSCKD control bit in the DCICON1 SFR. When configured as an output, the serial clock is provided by the dsPIC33FJXXXGPX06/X08/X10. When configured as an input, the serial clock must be provided by an external device.

20.2.2 CSDO PIN

The Serial Data Output (CSDO) pin is configured as an output only pin when the module is enabled. The CSDO pin drives the serial bus whenever data is to be transmitted. The CSDO pin is tri-stated, or driven to '0', during CSCK periods when data is not transmitted depending on the state of the CSDOM control bit. This allows other devices to place data on the serial bus during transmission periods not used by the DCI module.

20.2.3 CSDI PIN

The Serial Data Input (CSDI) pin is configured as an input only pin when the module is enabled.

20.2.3.1 COFS Pin

The Codec Frame Synchronization (COFS) pin is used to synchronize data transfers that occur on the CSDO and CSDI pins. The COFS pin may be configured as an input or an output. The data direction for the COFS pin is determined by the COFSD control bit in the DCICON1 register.

The DCI module accesses the shadow registers while the CPU is in the process of accessing the memory mapped buffer registers.

20.2.4 BUFFER DATA ALIGNMENT

Data values are always stored left justified in the buffers since most Codec data is represented as a signed 2's complement fractional number. If the received word length is less than 16 bits, the unused Least Significant bits in the Receive Buffer registers are set to '0' by the module. If the transmitted word length is less than 16 bits, the unused LSbs in the Transmit Buffer register are ignored by the module. The word length setup is described in subsequent sections of this document.

20.2.5 TRANSMIT/RECEIVE SHIFT REGISTER


The DCI module has a 16-bit shift register for shifting serial data in and out of the module. Data is shifted in/out of the shift register, MSb first, since audio PCM data is transmitted in signed 2's complement format.

20.2.6 DCI BUFFER CONTROL

The DCI module contains a buffer control unit for transferring data between the shadow buffer memory and the Serial Shift register. The buffer control unit is a simple 2-bit address counter that points to word locations in the shadow buffer memory. For the receive memory space (high address portion of DCI buffer memory), the address counter is concatenated with a '0' in the MSb location to form a 3-bit address. For the transmit memory space (high portion of DCI buffer memory), the address counter is concatenated with a '1' in the MSb location.

Note: The DCI buffer control unit always accesses the same relative location in the transmit and receive buffers, so only one address counter is provided.

查询dsPIC33FJ64GP306供应商 FIGURE 20-1: DCI MODULE BLOCK DIAGRAM



R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
DCIEN	_	DCISIDL	_	DLOOP	CSCKD	CSCKE	COFSE				
bit 15							b				
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0				
UNFM	CSDOM	DJST	_	_	_	COFS	M<1:0>				
bit 7							b				
Legend:											
R = Readable	e bit	W = Writable b	oit	U = Unimple	mented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set '0' = Bit is cleared x = Bit is unknown									
bit 15	DCIEN: DCI 1 = Module is	Module Enable t	oit								
	0 = Module is										
bit 14	Unimplemer	nted: Read as '0	,								
bit 13	DCISIDL: DO	DCISIDL: DCI Stop in Idle Control bit									
	 1 = Module will halt in CPU Idle mode 0 = Module will continue to operate in CPU Idle mode 										
bit 12	Unimplemer	Unimplemented: Read as '0'									
bit 11	DLOOP: Dig	ital Loopback Mo	ode Control	bit							
	 1 = Digital Loopback mode is enabled. CSDI and CSDO pins internally connected 0 = Digital Loopback mode is disabled 										
bit 10	CSCKD: Sample Clock Direction Control bit										
		n is an input whe n is an output wh									
bit 9	CSCKE: Sample Clock Edge Control bit										
		 Data changes on serial clock falling edge, sampled on serial clock rising edge Data changes on serial clock rising edge, sampled on serial clock falling edge 									
bit 8	COFSD: Frame Synchronization Direction Control bit										
	•	n is an input whe n is an output wh									
bit 7	 0 = COFS pin is an output when DCI module is enabled UNFM: Underflow Mode bit 										
		last value writter '0's on a transm		•	on a transmit un	derflow					
bit 6	CSDOM: Serial Data Output Mode bit										
	 1 = CSDO pin will be tri-stated during disabled transmit time slots 0 = CSDO pin drives '0's during disabled transmit time slots 										
bit 5	DJST: DCI D	T : DCI Data Justification Control bit									
 1 = Data transmission/reception is begun during the same serial clock cycle as the frame synchronization pulse 											
bit 4-2	 0 = Data transmission/reception is begun one serial clock cycle after frame synchronization pulse Unimplemented: Read as '0' 										
bit 1-0	-	>: Frame Sync N									
		-									
	11 = 20-bit AC-Link mode 10 = 16-bit AC-Link mode										
		C-Link mode ne Sync mode									

查询dsPIC33FJ64GP306供应商

REGISTER 20-2: DCICON2: DCI CONTROL REGISTER 2

U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-0					
_		_	_	BLEN	N<1:0>	_	COFSG3					
bit 15	·						bit 8					
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0					
	COFSG<2:0>				WS<	<3:0>						
bit 7							bit C					
Legend:												
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unk	nown					
bit 15-12	Unimplemen	ted: Read as '	0'									
bit 11-10	BLEN<1:0>: Buffer Length Control bits											
		 11 = Four data words will be buffered between interrupts 10 = Three data words will be buffered between interrupts 										
					S							
		a words will be a word will be t		ween interrupts								
bit 9		ted: Read as '										
bit 8-5	-	: Frame Sync		ontrol bits								
	1111 = Data frame has 16 words											
	•											
	•											
	• 0010 = Data frame has 3 words											
	0001 = Data frame has 2 words											
	0000 = Data frame has 1 word											
bit 4	Unimplemen	ted: Read as '	0'									
bit 3-0	WS<3:0>: DO	CI Data Word S	ize bits									
	1111 = Data word size is 16 bits											
	•											
	•											
	• 0100 = Data	• 0100 = Data word size is 5 bits										
		0100 = Data word size is 5 bits 0011 = Data word size is 4 bits										
	0010 = Inval	id Selection. D	o not use. U	nexpected resu								
		0001 = Invalid Selection. Do not use. Unexpected results may occur										
	0000 = Inval	id Selection. D)o not use. U	nevnected resu	Its may occur							

查询dsPIC33FJ64GP306供应商

REGISTER 20-3: DCICON3: DCI CONTROL REGISTER 3

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
— — — — BCG<11:8>											
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
BCG<7:0>											
bit 7							bit 0				
Legend:											
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'							
-n = Value at P	-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown							

bit 15-12 Unimplemented: Read as '0'

bit 11-0 BCG<11:0>: DCI Bit Clock Generator Control bits

查询dsPIC33FJ64GP306供应商

REGISTER 20-4: DCISTAT: DCI STATUS REGISTER

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0									
—	—		—	SLOT<3:0>												
bit 15							bit 8									
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0									
 bit 7			_	ROV	RFUL	TUNF	TMPTY bit 0									
							bit 0									
Legend:																
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'										
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unki	nown									
bit 15-12	Unimplemented: Read as '0' SLOT<3:0>: DCI Slot Status bits															
bit 11-8																
	1111 = Slot #	15 is currently	active													
	•															
	0010 = Slot #2 is currently active 0001 = Slot #1 is currently active															
	0000 = Slot #0 is currently active															
bit 7-4	Unimplement	•														
bit 3	ROV: Receive Overflow Status bit															
	1 = A receive overflow has occurred for at least one receive register															
	0 = A receive overflow has not occurred															
bit 2	RFUL: Receive Buffer Full Status bit															
	 1 = New data is available in the receive registers 0 = The receive registers have old data 															
bit 1	TUNF: Transmit Buffer Underflow Status bit															
	1 = A transmit underflow has occurred for at least one transmit register															
	0 = A transmit	underflow ha	s not occurred	1	-											
bit 0	TMPTY: Trans															
	1 = The trans															
	0 = The transi	mit registers a	re not empty				0 = The transmit registers are not empty									

查询dsPIC33FJ64GP306供应商

REGISTER 20-5: RSCON: DCI RECEIVE SLOT CONTROL REGISTER

RSE15 RSE14 RSE13 RSE12 RSE11 RSE10 RSE9 RSE8 bit 15 bit 8	R/W-0							
bit 15 bit 8	RSE15	RSE14	RSE13	RSE12	RSE11	RSE10	RSE9	RSE8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| RSE7 | RSE6 | RSE5 | RSE4 | RSE3 | RSE2 | RSE1 | RSE0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 RSE<15:0>: Receive Slot Enable bits

1 = CSDI data is received during the individual time slot n

0 = CSDI data is ignored during the individual time slot n

REGISTER 20-6: TSCON: DCI TRANSMIT SLOT CONTROL REGISTER

bit 15							bit 8
TSE15	TSE14	TSE13	TSE12	TSE11	TSE10	TSE9	TSE8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| TSE7 | TSE6 | TSE5 | TSE4 | TSE3 | TSE2 | TSE1 | TSE0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

TSE<15:0>: Transmit Slot Enable Control bits

1 = Transmit buffer contents are sent during the individual time slot n

0 = CSDO pin is tri-stated or driven to logic '0', during the individual time slot, depending on the state of the CSDOM bit

查询dsPIC33FJ64GP306供应商 NOTES:

查询dsPIC33FJ64GP306供应商 21.0 10-BIT/12-BIT

ANALOG-TO-DIGITAL CONVERTER (ADC)

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 16. "Analog-to-Digital Converter (ADC)" (DS70183) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com)

The dsPIC33FJXXXGPX06/X08/X10 devices have up to 32 ADC input channels. These devices also have up to 2 ADC modules (ADCx, where 'x' = 1 or 2), each with its own set of Special Function Registers.

The AD12B bit (ADxCON1<10>) allows each of the ADC modules to be configured by the user as either a 10-bit, 4-sample/hold ADC (default configuration) or a 12-bit, 1-sample/hold ADC.

Note: The ADC module needs to be disabled before modifying the AD12B bit.

21.1 Key Features

The 10-bit ADC configuration has the following key features:

- Successive Approximation (SAR) conversion
- Conversion speeds of up to 1.1 Msps
- · Up to 32 analog input pins
- External voltage reference input pins
- Simultaneous sampling of up to four analog input pins
- Automatic Channel Scan mode
- Selectable conversion trigger source
- Selectable Buffer Fill modes
- Four result alignment options (signed/unsigned, fractional/integer)
- Operation during CPU Sleep and Idle modes

The 12-bit ADC configuration supports all the above features, except:

- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only 1 sample/hold amplifier in the 12-bit configuration, so simultaneous sampling of multiple channels is not supported.

Depending on the particular device pinout, the ADC can have up to 32 analog input pins, designated AN0 through AN31. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs may be shared with other

analog input pins. The actual number of analog input pins and external voltage reference input configuration will depend on the specific device. Refer to the device data sheet for further details.

A block diagram of the ADC is shown in Figure 21-1.

21.2 ADC Initialization

The following configuration steps should be performed.

- 1. Configure the ADC module:
 - a) Select port pins as analog inputs (ADxPCFGH<15:0> or ADxPCFGL<15:0>)
 - b) Select voltage reference source to match expected range on analog inputs (ADxCON2<15:13>)
 - c) Select the analog conversion clock to match desired data rate with processor clock (ADxCON3<7:0>)
 - d) Determine how many S/H channels will be used (ADxCON2<9:8> and ADxPCFGH<15:0> or ADxPCFGL<15:0>)
 - e) Select the appropriate sample/conversion sequence (ADxCON1<7:5> and ADxCON3<12:8>)
 - f) Select how conversion results are presented in the buffer (ADxCON1<9:8>)
 - g) Turn on ADC module (ADxCON1<15>)
 - Configure ADC interrupt (if required):
 - a) Clear the ADxIF bit
 - b) Select ADC interrupt priority


21.3 ADC and DMA


2.

If more than one conversion result needs to be buffered before triggering an interrupt, DMA data transfers can be used. Both ADC1 and ADC2 can trigger a DMA data transfer. If ADC1 or ADC2 is selected as the DMA IRQ source, a DMA transfer occurs when the AD1IF or AD2IF bit gets set as a result of an ADC1 or ADC2 sample conversion sequence.

The SMPI<3:0> bits (ADxCON2<5:2>) are used to select how often the DMA RAM buffer pointer is incremented.

The ADDMABM bit (ADxCON1<12>) determines how the conversion results are filled in the DMA RAM buffer area being used for ADC. If this bit is set, DMA buffers are written in the order of conversion. The module will provide an address to the DMA channel that is the same as the address used for the non-DMA stand-alone buffer. If the ADDMABM bit is cleared, then DMA buffers are written in Scatter/Gather mode. The module will provide a scatter/gather address to the DMA channel, based on the index of the analog input and the size of the DMA buffer.





R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0			
ADON		ADSIDL	ADDMABM	—	AD12B	FORM	1<1:0>			
bit 15	·	·	·				bit			
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0 HC,HS	R/C-0 HC, HS			
	SSRC<2:0>		_	SIMSAM	ASAM	SAMP	DONE			
bit 7							bit			
Legend:		HC = Cleared	by hardware	HS = Set by I	nardware					
R = Readable	bit	W = Writable	-	-	mented bit, read	d as '0'				
-n = Value at F	POR	'1' = Bit is se	t	'0' = Bit is cle		x = Bit is unkr	nown			
bit 15	ADON: ADC	Operating Mo	de bit							
	1 = ADC mod									
	0 = ADC is o									
bit 14	Unimplemen	ted: Read as	' 0 '							
bit 13	ADSIDL: Stop in Idle Mode bit									
	-		peration when d	evice enters Id	le mode					
	0 = Continue	module opera	ation in Idle mod	de						
bit 12	ADDMABM:	DMA Buffer B	uild Mode bit							
			n in the order of				ss to the DM			
			he as the addres							
			n in Scatter/Gath ased on the ind							
bit 11	Unimplemen				9p at alla tilo	0.20 01 0.0 2.0				
bit 10	-			it						
bit to	AD12B: 10-Bit or 12-Bit Operation Mode bit 1 = 12-bit, 1-channel ADC operation									
	0 = 10-bit, 4-channel ADC operation									
bit 9-8	FORM<1:0>: Data Output Format bits									
	For 10-bit operation:									
	11 = Signed fractional (Dout = sddd dddd ddoo 0000, where s = .NOT.d<9>)									
	10 = Fractional (DOUT = dddd dddd dd00 0000)									
	01 = Signed integer (DOUT = ssss sssd dddd dddd, where s = .NOT.d<9>)									
	00 = Integer (DOUT = 0000 00dd dddd dddd) For 12 bit operation:									
	For 12-bit operation: 11 = Signed fractional (Dout = sddd dddd dddd 0000, where s = .NOT.d<11>)									
	10 = Fractional (DOUT = dddd dddd dddd 0000)									
	01 = Signed Integer (DOUT = ssss sddd dddd dddd, where s = .NOT.d<11>)									
			dddd dddd o	-						
bit 7-5		-	Source Select		<i>,</i> ,	0				
	111 = Interna 110 = Reserv		s sampling and	starts conversi	on (auto-conve	rt)				
	101 = Reserv									
	100 = Reserv									
	100 = Reserved 011 = MPWM interval ends sampling and starts conversion									
	011 = MPVVW interval ends sampling and starts conversion 010 = GP timer (Timer3 for ADC1, Timer5 for ADC2) compare ends sampling and starts conversion									
	010 = GP tim	er (Timer3 for					s conversior			
	010 = GP tim 001 = Active	er (Timer3 for transition on I	ADC1, Timer5 NT0 pin ends sa ends sampling a	ampling and st	arts conversion		s conversio			

查询dsPIC33I	FJ64GP306供应商
REGISTER	R 21-1: ADXCON1: ADCx CONTROL REGISTER 1 (where x = 1 or 2) (CONTINUED)
bit 3	SIMSAM: Simultaneous Sample Select bit (only applicable when CHPS<1:0> = 01 or 1x) When AD12B = 1, SIMSAM is: U-0, Unimplemented, Read as '0' 1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS<1:0> = 1x); or Samples CH0 and CH1 simultaneously (when CHPS<1:0> = 01) 0 = Samples multiple channels individually in sequence
bit 2	 ASAM: ADC Sample Auto-Start bit 1 = Sampling begins immediately after last conversion. SAMP bit is auto-set 0 = Sampling begins when SAMP bit is set
bit 1	<pre>SAMP: ADC Sample Enable bit 1 = ADC sample/hold amplifiers are sampling 0 = ADC sample/hold amplifiers are holding If ASAM = 0, software may write '1' to begin sampling. Automatically set by hardware if ASAM = 1. If SSRC = 000, software may write '0' to end sampling and start conversion. If SSRC ≠ 000, automatically cleared by hardware to end sampling and start conversion.</pre>
bit 0	 DONE: ADC Conversion Status bit 1 = ADC conversion cycle is completed 0 = ADC conversion not started or in progress Automatically set by hardware when ADC conversion is complete. Software may write '0' to clear DONE status (software not allowed to write '1'). Clearing this bit will NOT affect any operation in progress. Automatically cleared by hardware at start of a new conversion.

R/W-0	R/W-0) R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
	VCFG<2:	:0>		_	CSCNA	CHPS	<1:0>		
bit 15				1			bit		
R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
BUFS			SMPI	<3:0>		BUFM	ALTS		
bit 7							bit		
Legend:									
R = Readabl	le bit	W = Writabl	e bit	U = Unimple	emented bit, rea	ad as '0'			
-n = Value at	POR	'1' = Bit is s	et	'0' = Bit is cl	eared	x = Bit is unkn	own		
bit 15-13	VCFG<2:	0>: Converter Vo	ltage Reference	Configuration	n bits				
		VREF+	VREF-						
	000	Avdd	Avss	7					
	001	External VREF+	Avss						
	010	Avdd	External VREF-						
	011	External VREF+	External VREF-	_					
	1xx	Avdd	Avss						
oit 12-11	Unimpler	mented: Read as	6 'O'						
oit 10	CSCNA:	Scan Input Selec	tions for CH0+ d	uring Sample	A bit				
	1 = Scan	•							
	0 = Do no	ot scan inputs							
bit 9-8	CHPS<1:0>: Selects Channels Utilized bits								
	When AD12B = 1, CHPS<1:0> is: U-0, Unimplemented, Read as '0'								
	1x = Converts CH0, CH1, CH2 and CH3 01 = Converts CH0 and CH1								
			,						
bit 7	00 = Converts CH0 BUFS: Buffer Fill Status bit (only valid when BUFM = 1)								
	1 = ADC is currently filling second half of buffer, user should access data in first half								
	 a ADC is currently filling first half of buffer, user should access data in first half a ADC is currently filling first half of buffer, user should access data in second half 								
bit 6		mented: Read as							
bit 5-2	SMPI<3:0	D>: Selects Increases s per interrupt		IA Addresses	bits or numbe	r of sample/conv	ersion		
	-	ncrements the I	MA address o	r generates	interrunt after	completion of	every 16		
		ample/conversion		generated	interrupt alter	completion of	every to		
		ncrements the I		r generates	interrupt after	r completion of	every 15		
	S	ample/conversion	n operation						
	•								
	•						f		
		ncrements the I ample/conversion		or generates	interrupt afte	r completion of	r every Zr		
	0000 = Ir	ample/conversion acrements the ample/conversion	DMA address	or generat	es interrupt	after completio	n of eve		
bit 1	BUFM: B	uffer Fill Mode Se	elect bit						
		s filling first half o ys starts filling bu			econd half of th	e buffer on next	interrupt		
bit 0		ternate Input San	-	-					
		channel input se	-		nple and Same	le B on next san	nple		
		ys uses channel					-		

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-			
ADRC		_			SAMC<4:0>(1)				
bit 15										
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-			
			ADCS	<7:0> ⁽²⁾						
bit 7										
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown			
bit 15	ADRC: ADC	Conversion Clo	ock Source bit							
	1 = ADC internal RC clock									
	0 = Clock derived from system clock									
bit 14-13	-	nted: Read as 'o								
bit 12-8	SAMC<4:0>: Auto Sample Time bits ⁽¹⁾									
	11111 = 31 TAD									
	•									
	•									
	$00001 = 1 T_{00000}$									
bit 7-0	00000 = 0 TAD									
DIL 7-0	ADCS<7:0>: ADC Conversion Clock Select bits ⁽²⁾ 11111111 = Reserved									
	•									
	•									
	•									
	01000000 =									
	00111111 =	TCY · (ADCS<	7:0> + 1) = 64	\cdot TCY = TAD						
	•									
	•									
	•	TCY · (ADCS<	7.0> + 1) - 2							
		TCY · (ADCS<)								
		TCY · (ADCS<								

<u> 霍穆的 TER 27-4.64 CR306 的 平南</u>DCx CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	_	—	_	_	—	—	_	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
—	—	—	-	_		DMABL<2:0>		
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit U = L				U = Unimpler	mented bit, read	1 as '0'		
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared x = Bit is unknown			

bit 15-3 Unimplemented: Read as '0'

bit 2-0 DMABL<2:0>: Selects Number of DMA Buffer Locations per Analog Input bits

111 = Allocates 128 words of buffer to each analog input

110 = Allocates 64 words of buffer to each analog input

101 = Allocates 32 words of buffer to each analog input

100 = Allocates 16 words of buffer to each analog input

011 = Allocates 8 words of buffer to each analog input

010 = Allocates 4 words of buffer to each analog input

001 = Allocates 2 words of buffer to each analog input

000 = Allocates 1 word of buffer to each analog input

REGISTER	26145.P3060#C	45123: ADC	x INPUT CH	ANNEL 1, 2,	3 SELECT RI	EGISTER				
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-			
_	—	—	_	_	CH123	NB<1:0>	CH123			
bit 15										
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-			
—	—	—	—	—	CH123	VA<1:0>	CH123			
bit 7										
Legend:										
R = Readab		W = Writable	bit	U = Unimple	emented bit, rea					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unk	nown			
bit 8	0x = CH1, Cl CH123SB: C When AD12l 1 = CH1 posi	H2, CH3 negat hannel 1, 2, 3 B = 1 , CHxSB itive input is AN	ive input is VR Positive Input i s: U-0, Unim I3, CH2 positiv	EF- Select for Sam blemented, Re /e input is AN4	e ad as ' 0' , CH3 positive i	nput is AN5	10			
bit 7-3	•	itive input is AN ited: Read as '	•	e input is AN1	, CH3 positive i	nput is AN2				
bit 2-1	•			e Input Select f	or Sample A bit	s				
	When AD12I 11 = CH1 ne 10 = CH1 ne	CH123NA<1:0>: Channel 1, 2, 3 Negative Input Select for Sample A bits When AD12B = 1, CHxNA is: U-0, Unimplemented, Read as '0' 11 = CH1 negative input is AN9, CH2 negative input is AN10, CH3 negative input is AN11 10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8 0x = CH1, CH2, CH3 negative input is VREF-								
bit 0	When AD12I 1 = CH1 posi	B = 1, CHxSA								

查询的PER23F-6.64CP30CHS0 商DCx INPUT CHANNEL 0 SELECT REGISTER

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
CH0NB					CH0SB<4:0	>				
bit 15							bit 8			
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
CHONA				1000 0	CH0SA<4:0	-	1010 0			
bit 7					0		bit (
Legend: R = Readab	le hit	W = Writable	hit	II = I Inimplei	plemented bit, read as '0'					
-n = Value at POR (1' = Bit is set				'0' = Bit is cle		x = Bit is unkr				
bit 14-13 bit 12-8	•	ted: Read as ' : Channel 0 Po		lect for Sample	e B bits					
bit 15	CH0NB: Cha Same definiti	nnel 0 Negative	e Input Select f	or Sample B b	bit					
bit 12-8			sitive Input Se	lect for Sample	e B bits					
		on as bit<4:0>.								
bit 7	CH0NA: Channel 0 Negative Input Select for Sample A bit									
	1 = Channel 0 negative input is AN1 0 = Channel 0 negative input is VREF-									
bit 6-5		ted: Read as '								
bit 4-0	CH0SA<4:0>	: Channel 0 Po	sitive Input Se	lect for Sample	e A bits					
		nnel 0 positive nnel 0 positive								
	•	-	-							
	•									
	00010 = Cha	nnel 0 positive	input is AN2							
	00001 = Cha	nnel 0 positive	input is AN1							
	00000 = Ch a	nnel 0 positive	input is AN0							

Note: ADC2 can only select AN0 through AN15 as positive input.

查询<mark>程EGISTER 2947:²³ADXCS</mark>AH: ADCx INPUT SCAN SELECT REGISTER HIGH^(1,2)

R = Readable bitW = Writable bit-n = Value at POR'1' = Bit is set			bit	U = Unimpler '0' = Bit is cle	mented bit, read ared	d as '0' x = Bit is unkr	nown
Legend:							
bit 7							bit 0
CSS23	CSS22	CSS21	CSS20	CSS19	CSS18	CSS17	CSS16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit 8
CSS31	CSS30	CSS29	CSS28	CSS27	CSS26	CSS25	CSS24
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit 15-0

CSS<31:16>: ADC Input Scan Selection bits

- 1 = Select ANx for input scan
- 0 = Skip ANx for input scan
- **Note 1:** On devices without 32 analog inputs, all ADxCSSH bits may be selected by user. However, inputs selected for scan without a corresponding input on device will convert VREFL.
 - **2:** CSSx = ANx, where x = 16 through 31.

REGISTER 21-8: ADxCSSL: ADCx INPUT SCAN SELECT REGISTER LOW^(1,2)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8
						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0
						bit 0
	CSS14 R/W-0	CSS14 CSS13 R/W-0 R/W-0	CSS14 CSS13 CSS12 R/W-0 R/W-0 R/W-0	CSS14 CSS13 CSS12 CSS11 R/W-0 R/W-0 R/W-0 R/W-0	CSS14 CSS13 CSS12 CSS11 CSS10 R/W-0 R/W-0 R/W-0 R/W-0	CSS14 CSS13 CSS12 CSS11 CSS10 CSS9 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 CSS<15:0>: ADC Input Scan Selection bits

- 1 = Select ANx for input scan
- 0 = Skip ANx for input scan
- **Note 1:** On devices without 16 analog inputs, all ADxCSSL bits may be selected by user. However, inputs selected for scan without a corresponding input on device will convert VREFL.
 - **2:** CSSx = ANx, where x = 0 through 15.

REGISTER 24-9.64 AD PCF GH ADC1 PORT CONFIGURATION REGISTER HIGH^(1,2,3)

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| PCFG31 | PCFG30 | PCFG29 | PCFG28 | PCFG27 | PCFG26 | PCFG25 | PCFG24 |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 |
PCFG23	PCFG22	PCFG21	PCFG20	PCFG19	PCFG18	PCFG17	PCFG16
bit 7			•			•	bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

PCFG<31:16>: ADC Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexer connected to AVss
 0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

Note 1: On devices without 32 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.

2: ADC2 only supports analog inputs AN0-AN15; therefore, no ADC2 port Configuration register exists.

3: PCFGx = ANx, where x = 16 through 31.

REGISTER 21-10: ADxPCFGL: ADCx PORT CONFIGURATION REGISTER LOW^(1,2,3)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0
bit 7			·		•	•	bit 0
Legend:							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

PCFG<15:0>: ADC Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexer connected to AVss
 0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

Note 1: On devices without 16 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.

- **2:** On devices with two analog-to-digital modules, both AD1PCFGL and AD2PCFGL will affect the configuration of port pins multiplexed with AN0-AN15.
- **3:** PCFGx = ANx, where x = 0 through 15.

查询dsPIC33FJ64GP306供应商 22.0 SPECIAL FEATURES

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 23. "CodeGuard™ Security" (DS70199), Section 24. "Programming and Diagnostics" (DS70207), and Section 25. "Device Configuration" (DS70194) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

dsPIC33FJXXXGPX06/X08/X10 devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard[™] Security
- · JTAG Boundary Scan Interface
- In-Circuit Serial Programming[™] (ICSP[™])
- In-Circuit Emulation

22.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 0xF80000.

The device Configuration register map is shown in Table 22-1.

The individual Configuration bit descriptions for the FBS, FSS, FGS, FOSCSEL, FOSC, FWDT, FPOR and FICD Configuration registers are shown in Table 22-2.

Note that address 0xF80000 is beyond the user program memory space. In fact, it belongs to the configuration memory space (0x800000-0xFFFFF) which can only be accessed using table reads and table writes.

The upper byte of all device Configuration registers should always be '1111 1111'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

To prevent inadvertent configuration changes during code execution, all programmable Configuration bits are write-once. After a bit is initially programmed during a power cycle, it cannot be written to again. Changing a device configuration requires that power to the device be cycled.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0xF80000	FBS	RBS	S<1:0>	_	—		BSS<2:0>		BWRP
0xF80002	FSS	RSS	S<1:0>	_	—		SSS<2:0>		SWRP
0xF80004	FGS	—	_	_	_	_	GSS1	GSS0	GWRP
0xF80006	FOSCSEL	IESO	Reserved ⁽²⁾	_	—	-	FNC)SC<2:0>	
0xF80008	FOSC	FCKS	SM<1:0>	_	_	_	OSCIOFNC	POSCM	1D<1:0>
0xF8000A	FWDT	FWDTEN	WINDIS	_	WDTPRE		WDTPOST	<3:0>	
0xF8000C	FPOR	—	_	_	—	-	FPV	VRT<2:0>	
0xF8000E	FICD	Rese	erved ⁽¹⁾	JTAGEN	_	_	—	ICS<	<1:0>
0xF80010	FUID0		User Unit ID Byte 0						
0xF80012	FUID1	User Unit ID Byte 1							
0xF80014	FUID2		User Unit ID Byte 2						
0xF80016	FUID3		User Unit ID Byte 3						

TABLE 22-1: DEVICE CONFIGURATION REGISTER MAP

Note 1: When read, these bits will appear as '1'. When you write to these bits, set these bits to '1'.

2: When read, this bit returns the current programmed value.

查询dsPIC33FJ64GP306供应商 TABLE 22-2: dsPiC33FJXXXGPX06/X08/X10 CONFIGURATION BITS DESCRIPTION

Bit Field	Register	Description
BWRP	FBS	Boot Segment Program Flash Write Protection 1 = Boot segment may be written 0 = Boot segment is write-protected
BSS<2:0>	FBS	 Boot Segment Program Flash Code Protection Size X11 = No Boot program Flash segment Boot space is 1K IW less VS 110 = Standard security; boot program Flash segment starts at End of VS, ends at 0007FEh 010 = High security; boot program Flash segment starts at End of VS, ends at 0007FEh Boot space is 4K IW less VS 101 = Standard security; boot program Flash segment starts at End of VS, ends at 0007FEh Boot space is 4K IW less VS 101 = Standard security; boot program Flash segment starts at End of VS, ends at 001FFEh 001 = High security; boot program Flash segment starts at End of VS, ends at 001FFEh
		Boot space is 8K IW less VS 100 = Standard security; boot program Flash segment starts at End of VS, ends at 003FFEh 000 = High security; boot program Flash segment starts at End of VS, ends at 003FFEh
RBS<1:0>	FBS	Boot Segment RAM Code Protection 11 = No Boot RAM defined 10 = Boot RAM is 128 Bytes 01 = Boot RAM is 256 Bytes 00 = Boot RAM is 1024 Bytes
SWRP	FSS	Secure Segment Program Flash Write Protection 1 = Secure segment may be written 0 = Secure segment is write-protected

查询dsPIC33FJ64GP306供应商

TABLE 22-2: dsPIC33FJXXXGPX06/X08/X10 CONFIGURATION BITS DESCRIPTION (CONTINUED)

Bit Field	Register	Description
SSS<2:0>	FSS	Secure Segment Program Flash Code Protection Size
		(FOR 128K and 256K DEVICES) X11 = No Secure program Flash segment
		Secure space is 8K IW less BS 110 = Standard security; secure program Flash segment starts at End of BS, ends at 0x003FFE 010 = High security; secure program Flash segment starts at End of BS, ends at 0x003FFE
		Secure space is 16K IW less BS 101 = Standard security; secure program Flash segment starts at End of BS, ends at 0x007FFE 001 = High security; secure program Flash segment starts at End of BS, ends at 0x007FFE
		Secure space is 32K IW less BS 100 = Standard security; secure program Flash segment starts at End of BS, ends at 0x00FFFE 000 = High security; secure program Flash segment starts at End of BS, ends at 0x00FFFE
		(FOR 64K DEVICES) x11 = No Secure program Flash segment
		Secure space is 4K IW less BS 110 = Standard security; secure program Flash segment starts at End of BS, ends at 0x001FFE 010 = High security; secure program Flash segment starts at End of BS, ends at 0x001FFE
		Secure space is 8K IW less BS 101 = Standard security; secure program Flash segment starts at End of BS, ends at 0x003FFE 001 = High security; secure program Flash segment starts at End of BS, ends at 0x003FFE
		Secure space is 16K IW less BS 100 = Standard security; secure program Flash segment starts at End of BS, ends at 007FFEh 000 = High security; secure program Flash segment starts at End of BS, ends at 0x007FFE
RSS<1:0>	FSS	Secure Segment RAM Code Protection 11 = No Secure RAM defined 10 = Secure RAM is 256 Bytes less BS RAM 01 = Secure RAM is 2048 Bytes less BS RAM 00 = Secure RAM is 4096 Bytes less BS RAM
GSS<1:0>	FGS	General Segment Code-Protect bit 11 = User program memory is not code-protected 10 = Standard security; general program Flash segment starts at End of SS, ends at EOM 0x = High security; general program Flash segment starts at End of SS, ends at EOM
GWRP	FGS	General Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected

查询dsPIC33FJ64GP306供应商 TABLE 22-2: dsPIC33FJXXXGPX06/X08/X10 CONFIGURATION BITS DESCRIPTION (CONTINUED)

Bit Field	Register	Description
IESO	FOSCSEL	 Two-speed Oscillator Start-up Enable bit 1 = Start-up device with FRC, then automatically switch to the user-selected oscillator source when ready 0 = Start-up device with user-selected oscillator source
FNOSC<2:0>	FOSCSEL	Initial Oscillator Source Selection bits 111 = Internal Fast RC (FRC) oscillator with postscaler 110 = Internal Fast RC (FRC) oscillator with divide-by-16 101 = LPRC oscillator 100 = Secondary (LP) oscillator 011 = Primary (XT, HS, EC) oscillator with PLL 010 = Primary (XT, HS, EC) oscillator 001 = Internal Fast RC (FRC) oscillator with PLL 000 = FRC oscillator
FCKSM<1:0>	FOSC	Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
OSCIOFNC	FOSC	OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is clock output 0 = OSC2 is general purpose digital I/O pin
POSCMD<1:0>	FOSC	Primary Oscillator Mode Select bits 11 = Primary oscillator disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode
FWDTEN	FWDT	 Watchdog Timer Enable bit 1 = Watchdog Timer always enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register will have no effect.) 0 = Watchdog Timer enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register)
WINDIS	FWDT	Watchdog Timer Window Enable bit 1 = Watchdog Timer in Non-Window mode 0 = Watchdog Timer in Window mode
WDTPRE	FWDT	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32
WDTPOST	FWDT	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 0001 = 1:2 0000 = 1:1
JTAGEN	FICD	JTAG Enable bits 1 = JTAG enabled 0 = JTAG disabled
ICS<1:0>	FICD	ICD Communication Channel Select bits 11 = Communicate on PGEC1 and PGED1 10 = Communicate on PGEC2 and PGED2 01 = Communicate on PGEC3 and PGED3 00 = Reserved

查询dsPIC33FJ64GP306供应商

22.2 On-Chip Voltage Regulator


All of the dsPIC33FJXXXGPX06/X08/X10 devices power their core digital logic at a nominal 2.5V. This may create an issue for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the dsPIC33FJXXXGPX06/X08/X10 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. The regulator requires that a low-ESR (less than 5 ohms) capacitor (such as tantalum or ceramic) be connected to the VCAP/VDDCORE pin (Figure 22-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 25-13 of Section 25.0 "Electrical Characteristics".

Note:	It is important for the low-ESR capacitor to					
	be placed as close as possible to the					
	VCAP/VDDCORE pin.					

On a POR, it takes approximately 20 μ s for the on-chip voltage regulator to generate an output voltage. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down.

FIGURE 22-1: CONNECTIONS FOR THE ON-CHIP VOLTAGE REGULATOR⁽¹⁾



22.3 BOR: Brown-Out Reset

The BOR (Brown-out Reset) module is based on an internal voltage reference circuit that monitors the regulated voltage VCAP/VDDCORE. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (i.e., missing portions of the AC cycle waveform due to bad power transmission lines or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR will generate a Reset pulse which will reset the device. The BOR will select the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>). Furthermore, if an oscillator mode is selected, the BOR will activate the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, then the clock will be held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT time-out (TPWRT) will be applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM = 100 is applied. The total delay in this case is TFSCM.

The BOR Status bit (RCON<1>) will be set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle modes and will reset the device should VDD fall below the BOR threshold voltage.

查询dsPIC33FJ64GP306供应商 22.4 Watchdog Timer (WDT)

For dsPIC33FJXXXGPX06/X08/X10 devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler and then can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>) which allow the selection of a total of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- · On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3,2>) will need to be cleared in software after the device wakes up.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

Note:	The CLRWDT and PWRSAV instructions
	clear the prescaler and postscaler counts
	when executed.

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

Note: If the WINDIS bit (FWDT<6>) is cleared, the CLRWDT instruction should be executed by the application software only during the last 1/4 of the WDT period. This CLRWDT window can be determined by using a timer. If a CLRWDT instruction is executed before this window, a WDT Reset occurs.




FIGURE 22-2: WDT BLOCK DIAGRAM

查询dsPIC33FJ64GP306供应商 22.5 JTAG Interface

dsPIC33FJXXXGPX06/X08/X10 devices implement a JTAG interface, which supports boundary scan device testing, as well as in-circuit programming. Detailed information on the interface will be provided in future revisions of the document.

22.6 Code Protection and CodeGuard™ Security

The dsPIC33F product families offer the advanced implementation of CodeGuard[™] Security. CodeGuard[™] Security enables multiple parties to securely share resources (memory, interrupts and peripherals) on a single chip. This feature helps protect individual Intellectual Property in collaborative system designs.

When coupled with software encryption libraries, CodeGuard Security can be used to securely update Flash even when multiple IP are resident on the single chip. The code protection features vary depending on the actual dsPIC33F implemented. The following sections provide an overview of these features.

The code protection features are controlled by the Configuration registers: FBS, FSS and FGS.

Note:	Refer to Section 23. "CodeGuard™
	Security" (DS70199) in the "dsPIC33F
	Family Reference Manual" for further
	information on usage, configuration and
	operation of CodeGuard™ Security.

22.7 In-Circuit Serial Programming

dsPIC33FJXXXGPX06/X08/X10 family digital signal controllers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming sequence. This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware, to be programmed. Please refer to the "*dsPIC33F/PIC24H Flash Programming Specification*" (DS70152) document for details about ICSP.

Any one out of three pairs of programming clock/data pins may be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

22.8 In-Circuit Debugger

When MPLAB[®] ICD 2 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any one out of three pairs of debugging clock/data pins may be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to MCLR, VDD, Vss and the PGEDx/PGECx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

查询dsPIC33FJ64GP306供应商 NOTES:

查询dsPIC33FJ64GP306供应商 23.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of the dsPIC33FJXXXGPX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The dsPIC33F instruction set is identical to that of the dsPIC30F.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- Word or byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- · DSP operations
- Control operations

Table 23-1 illustrates the general symbols used in describing the instructions.

The dsPIC33F instruction set summary in Table 23-2 provides all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand) which is typically a register 'Wd' with or without an address modifier

The ${\tt MAC}$ class of DSP instructions may use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- The W registers to be used as the two operands
- · The X and Y address space prefetch operations
- · The X and Y address space prefetch destinations
- · The accumulator write back destination

The other DSP instructions do not involve any multiplication and may include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register 'Wn' or a literal value

The control instructions may use some of the following operands:

- · A program memory address
- The mode of the table read and table write instructions

查询dsPIC33FJ64GP306供应商

All instructions are a single word, except for certain double-word instructions, which were made double-word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.

Note: For more details on the instruction set, refer to the *"dsPIC30F/33F Programmer's Reference Manual"* (DS70157).

Field	Description				
#text	Means literal defined by "text"				
(text)	Means "content of text"				
[text]	Means "the location addressed by text"				
{ }	Optional field or operation				
<n:m></n:m>	Register bit field				
.b	Byte mode selection				
.d	Double-Word mode selection				
.S	Shadow register select				
.W	Word mode selection (default)				
Acc	One of two accumulators {A, B}				
AWB	Accumulator write back destination address register ∈ {W13, [W13]+ = 2}				
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$				
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero				
Expr	Absolute address, label or expression (resolved by the linker)				
f	File register address ∈ {0x00000x1FFF}				
lit1	1-bit unsigned literal ∈ {0,1}				
lit4	4-bit unsigned literal ∈ {015}				
lit5	5-bit unsigned literal ∈ {031}				
lit8	8-bit unsigned literal ∈ {0255}				
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode				
lit14	14-bit unsigned literal ∈ {016384}				
lit16	16-bit unsigned literal ∈ {065535}				
lit23	23-bit unsigned literal ∈ {08388608}; LSb must be '0'				
None	Field does not require an entry, may be blank				
OA, OB, SA, SB	DSP Status bits: AccA Overflow, AccB Overflow, AccA Saturate, AccB Saturate				
PC	Program Counter				
Slit10	10-bit signed literal ∈ {-512511}				
Slit16	16-bit signed literal ∈ {-3276832767}				
Slit6	6-bit signed literal ∈ {-1616}				
Wb	Base W register ∈ {W0W15}				
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }				
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }				
Wm,Wn	Dividend, Divisor working register pair (direct addressing)				

TABLE 23-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

查询dsPIC33FJ64GP306供应商 TABLE 23-1: SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)

Field	Description			
Wm*Wm	Multiplicand and Multiplier working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}			
Wm*Wn Multiplicand and Multiplier working register pair for DSP instructions ∈ {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}				
Wn	One of 16 working registers ∈ {W0W15}			
Wnd	One of 16 destination working registers ∈ {W0W15}			
Wns	One of 16 source working registers ∈ {W0W15}			
WREG	W0 (working register used in file register instructions)			
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }			
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }			
Wx X data space prefetch address register for DSP instructions ∈ {[W8]+ = 6, [W8]+ = 4, [W8]+ = 2, [W8], [W8]- = 6, [W8]- = 2, [W9]+ = 6, [W9]+ = 4, [W9]+ = 2, [W9], [W9]- = 6, [W9]- = 4, [W9]- = 2, [W9 + W12], none}				
Wxd	X data space prefetch destination register for DSP instructions ∈ {W4W7}			
Wy Y data space prefetch address register for DSP instructions ∈ {[W10]+ = 6, [W10]+ = 4, [W10]+ = 2, [W10], [W10]- = 6, [W10]- = 4, [W10]- = 2, [W11]+ = 6, [W11]+ = 6, [W11]+ = 2, [W11], [W11]- = 6, [W11]- = 4, [W11]- = 2, [W11]+ W12], none}				
Wyd	Y data space prefetch destination register for DSP instructions ∈ {W4W7}			

章泡dsPIC33FI64CP306供应意 TABLE 23-2: INSTRUCTION SET OVERVIEW

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
1	ADD	ADD	Acc	Add Accumulators	1	1	OA,OB,SA,SB
		ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
		ADD	Wso,#Slit4,Acc	16-bit Signed Add to Accumulator	1	1	OA,OB,SA,SB
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = $f + WREG + (C)$	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = Iit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
		BRA	GE,Expr	Branch if greater than or equal	1	1 (2)	None
		BRA	GEU, Expr	Branch if unsigned greater than or equal	1	1 (2)	None
		BRA	GT,Expr	Branch if greater than	1	1 (2)	None
		BRA	GTU, Expr	Branch if unsigned greater than	1	1 (2)	None
		BRA	LE, Expr	Branch if less than or equal	1	1 (2)	None
		BRA	LEU, Expr	Branch if unsigned less than or equal	1	1 (2)	None
		BRA	LT,Expr	Branch if less than	1	1 (2)	None
		BRA	LTU, Expr	Branch if unsigned less than	1	1 (2)	None
		BRA	N,Expr	Branch if Negative	1	1 (2)	None
		BRA	NC,Expr	Branch if Not Carry	1	1 (2)	None
		BRA	NN, Expr	Branch if Not Negative	1	1 (2)	None
		BRA	NOV, Expr	Branch if Not Overflow	1	1 (2)	None
		BRA	NZ,Expr	Branch if Not Zero	1	1 (2)	None
		BRA	OA,Expr	Branch if Accumulator A overflow	1	1 (2)	None
		BRA	OB,Expr	Branch if Accumulator B overflow	1	1 (2)	None
		BRA	OV,Expr	Branch if Overflow	1	1 (2)	None
		BRA	SA, Expr	Branch if Accumulator A saturated	1	1 (2)	None
		BRA	SB,Expr	Branch if Accumulator B saturated	1	1 (2)	None
		BRA	Expr	Branch Unconditionally	1	2	None
		BRA	Z,Expr	Branch if Zero	1	1 (2)	None
		BRA	Wn	Computed Branch	1	2	None
7	BSET	BSET	f,#bit4	Bit Set f	1	1	None
		BSET	Ws,#bit4	Bit Set Ws	1	1	None
8	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
-		BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
9	BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
5	510	010	±, π0±04	Dit ioggio i	'	· ·	NUILE

查询dsPIC33FJ64GP306供应商 TABLE 23-2: INSTRUCTION SET OVERVIEW (CONTINUED)

IAB	LE 23-2:	INSTRU	JCTION SET OVERVIE	EW (CONTINUED)			
Base Instr #	Δεερμηίν		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
14	CALL	CALL	lit23	Call subroutine	2	2	None
		CALL	Wn	Call indirect subroutine	1	2	None
15	CLR	CLR	f	f = 0x0000	1	1	None
		CLR	WREG	WREG = 0x0000	1	1	None
		CLR	Ws	Ws = 0x0000	1	1	None
		CLR	Acc,Wx,Wxd,Wy,Wyd,AWB	Clear Accumulator	1	1	OA,OB,SA,SB
16	CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO,Sleep
17	COM	СОМ	f	$f = \overline{f}$	1	1	N,Z
		СОМ	f,WREG	WREG = f	1	1	N,Z
		СОМ	Ws,Wd	$Wd = \overline{Ws}$	1	1	N,Z
18	CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z
10	CP	CP	Wb,#lit5	Compare Wb with lit5	1	1	C,DC,N,OV,Z C,DC,N,OV,Z
		CP		Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z C,DC,N,OV,Z
19	CDO		Wb,Ws	Compare f with 0x0000	1	1	
19	CP0	CP0	f		1	1	C,DC,N,OV,Z
20	CDD	CP0	Ws	Compare Ws with 0x0000			C,DC,N,OV,Z
20	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z
		CPB CPB	Wb,#lit5 Wb,Ws	Compare Wb with lit5, with Borrow Compare Wb with Ws, with Borrow (Wb - Ws - C)	1	1	C,DC,N,OV,Z C,DC,N,OV,Z
21	CPSEQ	CPSEQ	Wb, Wn	Compare Wb with Wn, skip if =	1	1 (2 or 3)	None
22	CPSGT	CPSGT	Wb, Wn	Compare Wb with Wn, skip if >	1	1 (2 or 3)	None
23	CPSLT	CPSLT	Wb, Wn	Compare Wb with Wn, skip if <	1	1 (2 or 3)	None
24	CPSNE	CPSNE	Wb, Wn	Compare Wb with Wn, skip if ≠	1	1 (2 or 3)	None
25	DAW	DAW	Wn	Wn = decimal adjust Wn	1	1	С
26	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z
		DEC	f,WREG	WREG = f - 1	1	1	C,DC,N,OV,Z
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z
27	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z
		DEC2	f,WREG	WREG = f - 2	1	1	C,DC,N,OV,Z
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z
28	DISI	DISI	#lit14	Disable Interrupts for k instruction cycles	1	1	None

查询dsPIC33FJ64GP306供应商

TABLE 23-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
29	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV
30	DIVF	DIVF	Wm,Wn	Signed 16/16-bit Fractional Divide	1	18	N,Z,C,OV
31	DO	DO	#lit14,Expr	Do code to PC + Expr, lit14 + 1 times	2	2	None
		DO	Wn,Expr	Do code to PC + Expr, (Wn) + 1 times	2	2	None
32	ED	ED	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance (no accumulate)	1	1	OA,OB,OAB, SA,SB,SAB
33	EDAC	EDAC	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance	1	1	OA,OB,OAB, SA,SB,SAB
34	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
35	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С
36	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
37	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С
38	GOTO	GOTO	Expr	Go to address	2	2	None
		GOTO	Wn	Go to indirect	1	2	None
39	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
40	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z
		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z
41	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z
42	LAC	LAC	Wso,#Slit4,Acc	Load Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
43	LNK	LNK	#lit14	Link Frame Pointer	1	1	None
44	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z
45	MAC	MAC	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd , AWB	Multiply and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
		MAC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd	Square and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
46	MOV	MOV	f,Wn	Move f to Wn	1	1	None
		MOV	f	Move f to f	1	1	N,Z
		MOV	f,WREG	Move f to WREG	1	1	N,Z
		MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
		MOV	WREG, f	Move WREG to f	1	1	N,Z
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
47	MOVSAC	MOVSAC	Acc,Wx,Wxd,Wy,Wyd,AWB	Prefetch and store accumulator	1	1	None

查询dsPIC33FJ64GP306供应商 TABLE 23-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
48	MPY	MPY Wm*Wn,Acc,Wx,Wxd,Wy,Wyd		Multiply Wm by Wn to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		MPY Wm*Wm,Ac	cc,Wx,Wxd,Wy,Wyd	Square Wm to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
49	MPY.N	MPY.N Wm*Wn,Ao	cc,Wx,Wxd,Wy,Wyd	-(Multiply Wm by Wn) to Accumulator	1	1	None
50	MSC	MSC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd , AWB	Multiply and Subtract from Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
51	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
<u>.</u>		MUL	f	W3:W2 = f * WREG	1	1	None
52	NEG	NEG	Acc	Negate Accumulator	1	1	OA,OB,OAB SA,SB,SAB
		NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = \overline{f} + 1	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,2
53	NOP	NOP		No Operation	1	1	None
		NOPR		No Operation	1	1	None
54	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
55	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
56	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
57	RCALL	RCALL	Expr	Relative Call	1	2	None
		RCALL	Wn	Computed Call	1	2	None
58	REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
		REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
59	RESET	RESET		Software device Reset	1	1	None
60	RETFIE	RETFIE		Return from interrupt	1	3 (2)	None
61	RETLW	RETLW	#lit10,Wn	Return with literal in Wn	1	3 (2)	None
62 63	RETURN	RETURN	£	Return from Subroutine	1	3 (2)	None
00	RLC	RLC	f f,WREG	f = Rotate Left through Carry f WREG = Rotate Left through Carry f	1	1	C,N,Z C,N,Z
		RLC	Ws,Wd	Web = Rotate Left through Carry Ws	1	1	C,N,Z C,N,Z
64	RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N,Z
57	ICTINC	RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	Ws,Wd	Will = Rotate Left (No Carry) Ws	1	1	N,Z
65	RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
		RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
		RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C,N,Z

查询dsPIC33FJ64GP306供应商 TABLE 23-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
66	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z
67	SAC	SAC	Acc,#Slit4,Wdo	Store Accumulator	1	1	None
		SAC.R	Acc,#Slit4,Wdo	Store Rounded Accumulator	1	1	None
68	SE	SE	Ws,Wnd	Wnd = sign-extended Ws	1	1	C,N,Z
69	SETM	SETM	f	f = 0xFFFF	1	1	None
		SETM	WREG	WREG = 0xFFFF	1	1	None
		SETM	Ws	Ws = 0xFFFF	1	1	None
70	SFTAC	SFTAC	Acc,Wn	Arithmetic Shift Accumulator by (Wn)	1	1	OA,OB,OAB, SA,SB,SAB
		SFTAC	Acc,#Slit6	Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OAB, SA,SB,SAB
71	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z
		SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z
		SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z
		SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z
		SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z
72	SUB	SUB	Acc	Subtract Accumulators	1	1	OA,OB,OAB, SA,SB,SAB
		SUB	f	f = f - WREG	1	1	C,DC,N,OV,Z
		SUB	f,WREG	WREG = f - WREG	1	1	C,DC,N,OV,Z
		SUB	#lit10,Wn	Wn = Wn - Iit10	1	1	C,DC,N,OV,Z
		SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C,DC,N,OV,Z
		SUB	Wb,#lit5,Wd	Wd = Wb – lit5	1	1	C,DC,N,OV,Z
73	SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	f,WREG	WREG = f - WREG - (\overline{C})	1	1	C,DC,N,OV,Z
		SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV,Z
74	SUBR	SUBR	f	f = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	f,WREG	WREG = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	Wb,Ws,Wd	Wd = Ws - Wb	1	1	C,DC,N,OV,Z
		SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C,DC,N,OV,Z
75	SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	f,WREG	WREG = WREG - f - (\overline{C})	1	1	C,DC,N,OV,Z
		SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
76	SWAP	SWAP.b	Wn	Wn = nibble swap Wn	1	1	None
		SWAP	Wn	Wn = byte swap Wn	1	1	None
77	TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None
78	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
79	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
80	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
81	ULNK	ULNK		Unlink Frame Pointer	1	1	None
82	XOR	XOR	f	f = f .XOR. WREG	1	1	N,Z
		XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
83	ZE	ZE	Ws,Wnd	Wnd = Zero-extend Ws	1	1	C,Z,N

查询dsPIC33FJ64GP306供应商 24.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB[®] IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C18 and MPLAB C30 C Compilers
 - MPLINK[™] Object Linker/
 - MPLIB™ Object Librarian
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD 2
- Device Programmers
 - PICSTART® Plus Development Programmer
 - MPLAB PM3 Device Programmer
 - PICkit[™] 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

24.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- · A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Visual device initializer for easy register initialization
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (assembly or C)
 - Mixed assembly and C
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

查询dsPIC33FJ64GP306供应商 24.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline
 assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

24.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

24.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

24.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

24.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

查询dsPIC33FJ64GP306供应商 24.7 MPLAB ICE 2000

MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows[®] 32-bit operating system were chosen to best make these features available in a simple, unified application.

24.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The MPLAB REAL ICE probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with the popular MPLAB ICD 2 system (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

MPLAB REAL ICE is field upgradeable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added, such as software breakpoints and assembly code trace. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

24.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers cost-effective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

24.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

查询dsPIC33FJ64GP306供应商 **24.11 PICSTART Plus Development**

Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

24.12 PICkit 2 Development Programmer

The PICkit 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC[™] Lite C compiler, and is designed to help get up to speed quickly using PIC microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

24.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

查询dsPIC33FJ64GP306供应商

25.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33FJXXXGPX06/X08/X10 electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the dsPIC33FJXXXGPX06/X08/X10 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias	40°C to +85°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any combined analog and digital pin and MCLR, with respect to Vss	0.3V to (VDD + 0.3V)
Voltage on any digital-only pin with respect to Vss	-0.3V to +5.6V
Voltage on VCAP/VDDCORE with respect to Vss	2.25V to 2.75V
Maximum current out of Vss pin	300 mA
Maximum current into Vod pin ⁽²⁾	250 mA
Maximum output current sunk by any I/O pin ⁽³⁾	4 mA
Maximum output current sourced by any I/O pin ⁽³⁾	4 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports ⁽²⁾	200 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 25-2).
 - **3:** Exceptions are CLKOUT, which is able to sink/source 25 mA, and the VREF+, VREF-, SCLx, SDAx, PGECx and PGEDx pins, which are able to sink/source 12 mA.

查询dsPIC33FJ64GP306供应商 25.1 DC Characteristics

TABLE 25-1: OPERATING MIPS VS. VOLTAGE

Characteristic	VDD Range	Temp Range	Max MIPS		
Characteristic	(in Volts)	(in °C)	dsPIC33FJXXXGPX06/X08/X10		
DC5	3.0-3.6V	-40°C to +85°C	40		

TABLE 25-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
dsPIC33FJXXXGPX06/X08/X10					
Operating Junction Temperature Range	TJ	-40	_	+125	°C
Operating Ambient Temperature Range	TA	-40	_	+85	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$	PD	I	Pint + Pi/c)	W
Maximum Allowed Power Dissipation	Pdmax	(TJ - TA)/θJ	A	W

TABLE 25-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Мах	Unit	Notes
Package Thermal Resistance, 100-pin TQFP (14x14x1 mm)	θja	40		°C/W	1
Package Thermal Resistance, 100-pin TQFP (12x12x1 mm)	θја	40	_	°C/W	1
Package Thermal Resistance, 80-pin TQFP (12x12x1 mm)	θја	40	_	°C/W	1
Package Thermal Resistance, 64-pin TQFP (10x10x1 mm)	θja	40	_	°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

查询dsPIC33FJ64GP306供应商 TABLE 25-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHA	RACTER	ISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions	
Operati	ng Voltag	9						
DC10	Supply V	oltage						
	Vdd		3.0		3.6	V	—	
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.8	_		V	_	
DC16	VPOR	VDD Start Voltage⁽⁴⁾ to ensure internal Power-on Reset signal	_	_	Vss	V	_	
DC17	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.03	_	—	V/ms	0-3.0V in 0.1s	
DC18	VCORE	VDD Core ⁽³⁾ Internal regulator voltage	2.25	_	2.75	V	Voltage is dependent on load, temperature and VDD	

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: This is the limit to which VDD can be lowered without losing RAM data.

3: These parameters are characterized but not tested in manufacturing.

4: VDD voltage must remain at Vss for a minimum of 200 μs to ensure POR.

本語dePIC33F164CP306供中的ISTICS: OPERATING CURRENT (IDD)

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Parameter No.	Typical ⁽¹⁾	Мах	Units	Conditions				
Operating Cur	rent (IDD) ⁽²⁾							
DC20d	27	30	mA	-40°C				
DC20a	27	30	mA	+25°C	3.3V	10 MIPS		
DC20b	27	30	mA	+85°C				
DC21d	36	40	mA	-40°C		16 MIPS		
DC21a	37	40	mA	+25°C	3.3V			
DC21b	38	45	mA	+85°C				
DC22d	43	50	mA	-40°C				
DC22a	46	50	mA	+25°C	3.3V	20 MIPS		
DC22b	46	55	mA	+85°C				
DC23d	65	70	mA	-40°C				
DC23a	65	70	mA	+25°C	3.3V	30 MIPS		
DC23b	65	70	mA	+85°C	7			
DC24d	84	90	mA	-40°C				
DC24a	84	90	mA	+25°C	3.3V	40 MIPS		
DC24b	84	90	mA	+85°C	1			

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSC1 driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to Vss. MCLR = VDD, WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating; however, every peripheral is being clocked (PMD bits are all zeroed).

查询dsPIC33FJ64GP306供应商 TABLE 25-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Parameter No.	Typical ⁽¹⁾	Мах	Units	Conditions				
Idle Current (II	DLE): Core OF	F Clock ON	Base Curren	t ⁽²⁾				
DC40d	3	25	mA	-40°C				
DC40a	3	25	mA	+25°C	3.3V	10 MIPS		
DC40b	3	25	mA	+85°C	0.0 V			
DC41d	4	25	mA	-40°C		16 MIPS		
DC41a	5	25	mA	+25°C	3.3V			
DC41b	6	25	mA	+85°C				
DC42d	8	25	mA	-40°C				
DC42a	9	25	mA	+25°C	3.3V	20 MIPS		
DC42b	10	25	mA	+85°C				
DC43a	15	25	mA	+25°C				
DC43d	15	25	mA	-40°C	3.3V	30 MIPS		
DC43b	15	25	mA	+85°C				
DC44d	16	25	mA	-40°C				
DC44a	16	25	mA	+25°C	3.3V	40 MIPS		
DC44b	16	25	mA	+85°C				

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: Base IIDLE current is measured with core off, clock on and all modules turned off. Peripheral Module Disable SFR registers are zeroed. All I/O pins are configured as inputs and pulled to Vss.

查询dsPIC33FJ64GP306供应商 TABLE 25-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACI	TERISTICS		(unless oth	perating Con erwise state emperature	d)	0V to 3.6V .≤ +85°C for Industrial		
Parameter No.	Typical ⁽¹⁾	Мах	Units	Units Conditions				
Power-Down Current (IPD) ⁽²⁾								
DC60d	55	500	μΑ	-40°C				
DC60a	211	500	μΑ	+25°C	3.3V	Base Power-Down Current ^(3,4)		
DC60b	244	500	μΑ	+85°C				
DC61d	8	13	μΑ	-40°C				
DC61a	10	15	μΑ	+25°C	3.3V	Watchdog Timer Current: ΔIWDT ⁽³⁾		
DC61b	12	20	μΑ	+85°C	1			

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off and VREGS (RCON<8>) = 1.

3: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

4: These currents are measured on the device containing the most memory in this family.

DC CHARAC	TERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Parameter Typical ⁽¹⁾ Max			Doze Ratio	Units	Conditions			
DC73a	11	35	1:2	mA				
DC73f	11	30	1:64	mA	-40°C	3.3V	40 MIPS	
DC73g	11	30	1:128	mA				
DC70a	42	50	1:2	mA				
DC70f	26	30	1:64	mA	+25°C	3.3V	40 MIPS	
DC70g	25	30	1:128	mA				
DC71a	41	50	1:2	mA				
DC71f	25	30	1:64	mA	+85°C	3.3V 40 M	40 MIPS	
DC71g	24	30	1:128	mA				

TABLE 25-8: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated.

查询dsPIC33FJ64GP306供应商

TABLE 25-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

DC CHA	RACTER	ISTICS	(unless	otherwi	se stated))	3.0V to 3.6V TA \leq +85°C for Industrial
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions
	VIL	Input Low Voltage					
DI10		I/O pins	Vss	—	0.2 Vdd	V	
DI15		MCLR	Vss	—	0.2 Vdd	V	
DI16		I/O Pins with OSC1 or SOSCI	Vss	_	0.2 VDD	V	
DI18		I/O Pins with I ² C	Vss	_	0.3 Vdd	V	SMbus disabled
DI19		I/O Pins with I ² C	Vss	—	0.2 Vdd	V	SMbus enabled
	VIH	Input High Voltage					
DI20		I/O Pins Not 5V Tolerant ⁽⁴⁾ I/O Pins 5V Tolerant ⁽⁴⁾	0.8 Vdd 0.8 Vdd	_	Vdd 5.5	V V	
		I/O Pins Not 5V Tolerant ⁽⁴⁾ I/O Pins 5V Tolerant ⁽⁴⁾	2 2	_	Vdd 5.5	V V	VDD = 3.3V VDD = 3.3V
DI26		I/O Pins with OSC1 or SOSCI	0.7 Vdd	—	Vdd	V	
DI28		I/O Pins with I ² C	0.7 Vdd	—	5.5	V	SMbus disabled
DI29		I/O Pins with I ² C	0.8 Vdd	_	5.5	V	SMbus enabled
	ICNPU	CNx Pull-up Current					
DI30			50	250	400	μA	VDD = 3.3V, VPIN = VSS
	lı∟	Input Leakage Current ^(2,3)					
DI50		I/O Pins	—	—	±2	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance
DI51		I/O Pins Not 5V Tolerant ⁽⁴⁾	—	—	±2	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance
DI51a		I/O Pins Not 5V Tolerant ⁽⁴⁾	—	—	±2	μA	Shared with external reference pins
DI51b		I/O Pins Not 5V Tolerant ⁽⁴⁾	—	—	±3.5	μA	Vss ≤ VPIN ≤ VDD, Pin at high-impedance
DI51c		I/O Pins Not 5V Tolerant ⁽⁴⁾	—	—	±8	μA	Analog pins shared with external reference pins
DI55		MCLR	—	_	±2	μA	$Vss \le Vpin \le Vdd$
DI56		OSC1	_	—	±2	μA	$Vss \le VPIN \le VDD,$ XT and HS modes

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: See "Pin Diagrams" for a list of 5V tolerant pins.

查询dsPIC33FJ64GP306供应商

TABLE 25-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No.	Symbol	Characteristic	Min	Тур	Max	Conditions			
	Vol	Output Low Voltage							
DO10		I/O ports	_	—	0.4	V	IOL = 2 mA, VDD = 3.3V		
DO16		OSC2/CLKO	—	—	0.4	V	IOL = 2 mA, VDD = 3.3V		
	Voн	Output High Voltage							
DO20		I/O ports	2.40	—	—	V	Iон = -2.3 mA, Vdd = 3.3V		
DO26		OSC2/CLKO	2.41	—	_	V	Iон = -1.3 mA, Vdd = 3.3V		

TABLE 25-11: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS			(unless otherw	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No.	Symbol	Characteristic		Min ⁽¹⁾	Тур	Max ⁽¹⁾	Units	Conditions		
BO10	VBOR	high-to-low	BOR event is tied to VDD core voltage		_	2.55	V	_		

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

查询dsPIC33FJ64GP306供应商

TABLE 25-12: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHA	RACTER	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
Param No.	Symbol	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions		
		Program Flash Memory							
D130a	Eр	Cell Endurance	100	1000	—	E/W	See Note 2		
D131	Vpr	VDD for Read	VMIN	—	3.6	V	Vмın = Minimum operating voltage		
D132B	VPEW	VDD for Self-Timed Write	VMIN	—	3.6	V	Vміn = Minimum operating voltage		
D134	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated		
D135	IDDP	Supply Current during Programming	—	10	—	mA			
D136a	Trw	Row Write Time	1.32	—	1.74	ms	Trw = 11064 FRC cycles, See Note 2		
D137a	TPE	Page Erase Time	20.1	_	26.5	ms	TPE = 168517 FRC cycles, See Note 2		
D138a	Tww	Word Write Cycle Time	42.3	—	55.9	μs	Tww = 355 FRC cycles, See Note 2		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Other conditions: FRC = 7.37 MHz, TUN<5:0> = b'011111 (for Min), TUN<5:0> = b'100000 (for Max). This parameter depends on the FRC accuracy (see Table 25-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). For complete details on calculating the Minimum and Maximum time see Section 5.3 "Programming Operations".

TABLE 25-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

(unless o	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial										
Param No.	Symbol Characteristics Min I Ivn Max Units Comments										
	Cefc	External Filter Capacitor Value	4.7	10	—	μF	Capacitor must be low series resistance (< 5 ohms)				

查询dsPIC33FJ64GP306供应商

25.2 AC Characteristics and Timing

Parameters

The information contained in this section defines dsPIC33FJXXXGPX06/X08/X10 AC characteristics and timing parameters.

TABLE 25-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 3.0V to 3.6V
	(unless otherwise stated)
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial
	Operating voltage VDD range as described in Section 25.0 "Electrical
	Characteristics".

FIGURE 25-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 25-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
DO50	Cosc2	OSC2/SOSC2 pin	_	_	15		In XT and HS modes when external clock is used to drive OSC1
DO56	Сю	All I/O pins and OSC2	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx		—	400	pF	In I ² C™ mode

查询dsPIC33FJ64GP306供应商 FIGURE 25-2: **EXTERNAL CLOCK TIMING** Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 OSC1 OS20 **ÖS**31 OS30 OS30 **ÓS**31 **OS25** CLKO **OS41 OS40**

Standard Operating Conditions: 3.0V to 3.6V **AC CHARACTERISTICS** (unless otherwise stated) Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial Param Sym Typ⁽¹⁾ Characteristic Min Max Units Conditions No. bol **OS10** FIN External CLKI Frequency DC 40 MHz EC (External clocks allowed only in EC and ECPLL modes) Oscillator Crystal Frequency 10 MHz ΧТ 3.5 MHz HS 40 10 33 kHz SOSC _ OS20 Tosc Tosc = 1/Fosc DC 12.5 ns **OS25** TCY Instruction Cycle Time⁽²⁾ 25 DC ns _ OS30 External Clock in (OSC1) TosL. 0.625 x Tosc EC 0.375 x Tosc ns High or Low Time TosH **OS31** TosR. External Clock in (OSC1) 20 ns EC **Rise or Fall Time** TosF CLKO Rise Time⁽³⁾ **OS40** TckR 5.2 ns CLKO Fall Time⁽³⁾ **OS41** TckF ____ 5.2 _ ns **OS42** External Oscillator 18 mA/V VDD = 3.3VGм 14 16 Transconductance⁽⁴⁾ $T_{A} = +25^{\circ}C$

TABLE 25-16: EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

- 2: Instruction cycle period (Tcr) equals two times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.
- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: Data for this parameter is Preliminary. This parameter is characterized, but not tested in manufacturing.

查询dsPIC33FJ64GP306供应商

TABLE 25-17: PLL CLOCK TIMING SPECIFICATIONS (VDD = 3.0V TO 3.6V)

АС СНА	RACTERI	5110.5	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
Param No.	Symbol	Characteristic		Min	Typ ⁽¹⁾	Max	Units	Conditions		
OS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range ⁽²⁾		0.8		8.0	MHz	ECPLL, HSPLL, XTPLL modes		
OS51	Fsys	On-Chip VCO System Frequency		100	_	200	MHz	_		
OS52	TLOCK	PLL Start-up Time (Lock Time)		0.9	1.5	3.1	ms	—		
OS53	DCLK	CLKO Stability (Jitter)		-3.0	0.5	3.0	%	Measured over 100 ms period		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

TABLE 25-18: AC CHARACTERISTICS: INTERNAL FRC ACCURACY


АС СНА	RACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial									
Param No.	Characteristic	Min	Тур	Мах	Units	its Conditions						
	Internal FRC Accuracy	@ FRC Fr	equency	v = 7.37 N	/Hz ^(1,2)							
F20	FRC -2 - +2 % $-40^{\circ}C \le TA \le +85^{\circ}C$ VDD = 3.0-3.6V											

Frequency calibrated at 25°C and 3.3V. TUN bits can be used to compensate for temperature drift.
 FRC is set to initial frequency of 7.37 MHz (±2%) at 25°C FRC.

TABLE 25-19: INTERNAL LPRC ACCURACY

АС СН	ARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial								
Param No.	Characteristic	Min	Тур	Max	Units	ions					
	LPRC @ 32.768 kHz ⁽¹⁾										
F21	LPRC	-20	-20 ± 6 +20 % $-40^{\circ}C \le TA \le +85^{\circ}C$ VDD = 3.0-3.6								

Note 1: Change of LPRC frequency as VDD changes.




AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
Param No.	Symbol	Characteristic		Min	Typ ⁽¹⁾	Max	Units	Conditions		
DO31	TioR	Port Output Rise Time		_	10	25	ns	_		
DO32	TIOF	Port Output Fall Time		_	10	25	ns			
DI35	TINP	INTx Pin High or Low Time (output)		20	—		ns			
DI40	Trbp	CNx High or Low Time (inpu	ut)	2	—	_	TCY	—		

TABLE 25-20: I/O TIMING REQUIREMENTS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

查询dsPIC33FJ64GP306供应商






查询dsPIC33FJ64GP306供应商

TABLE 25-21: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER TIMING REQUIREMENTS

AC CHA	RACTER	ISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial								
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Мах	Units	Conditions				
SY10	TMCL	MCLR Pulse-Width (low)	2	_		μs	-40°C to +85°C				
SY11	Tpwrt	Power-up Timer Period		2 4 8 16 32 64		ms	-40°C to +85°C User programmable				
			—	128	_						
SY12	TPOR	Power-on Reset Delay	3	10	30	μs	-40°C to +85°C				
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	0.68	0.72	1.2	μs	_				
SY20	Twdt1	Watchdog Timer Time-out Period	_			_	See Section 22.4 "Watchdog Timer (WDT)" and LPRC specification F21 (Table 25-19)				
SY30	Tost	Oscillator Start-up Timer Period	—	1024 Tosc		—	Tosc = OSC1 period				
SY35	TFSCM	Fail-Safe Clock Monitor Delay	—	500	900	μs	-40°C to +85°C				

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.



AC CHA	RACTERIST	ICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
Param No.	Symbol	Charact	eristic		Min	Тур	Max	Units	Conditions		
TA10	ТтхН	TxCK High Time	Synchror no presca		0.5 Tcy + 20	—	_	ns	Must also meet parameter TA15		
			Synchror with pres		10		—	ns			
			Asynchro	onous	10		_	ns			
TA11	ΤτxL	TxCK Low Time	Synchronous, no prescaler		0.5 Tcy + 20	_	—	ns	Must also meet parameter TA15		
			Synchronous, with prescaler		10	_	—	ns			
			Asynchro	onous	10			ns			
TA15	ΤτχΡ	TxCK Input Period	Synchror no presca		Tcy + 40	_	—	ns	—		
			Synchror with pres		Greater of: 20 ns or (Tcy + 40)/N	—	—	_	N = prescale value (1, 8, 64, 256)		
			Asynchro	onous	20	_		ns	—		
OS60	Ft1	SOSC1/T1CK Osci frequency Range (c by setting bit TCS (scillator ei	nabled	DC	—	50	kHz	—		
TA20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		ock	0.5 TCY		1.5 TCY		—		

TABLE 25-22: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS⁽¹⁾

Note 1: Timer1 is a Type A.

查询dsPIC33FJ64GP306供应商

TABLE 25-23: TIMER2, TIMER4, TIMER6 AND TIMER8 EXTERNAL CLOCK TIMING REQUIREMENTS

АС СНА	AC CHARACTERISTICS				Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No.	Symbol	Charact	eristic		Min	Тур	Мах	Units	Conditions		
TB10	TtxH	TxCK High Time	Synchro no preso		0.5 TCY + 20			ns	Must also meet parameter TB15		
			Synchro with pres		10	_	—	ns			
TB11	TtxL	TxCK Low Time	Synchro no preso		0.5 TCY + 20	_	—	ns	Must also meet parameter TB15		
			Synchro with pres		10	_	—	ns			
TB15	TtxP	TxCK Input Period	Synchro no preso		TCY + 40	_	—	ns	N = prescale value		
			Synchro with pres		Greater of: 20 ns or (Tcy + 40)/N				(1, 8, 64, 256)		
TB20	TCKEXT- MRL	Delay from Externa Edge to Timer Incr		lock	0.5 TCY	_	1.5 TCY	_	—		

TABLE 25-24: TIMER3, TIMER5, TIMER7 AND TIMER9 EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS				Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characte	eristic		Min	Тур	Max	Units	Conditions
TC10	TtxH	TxCK High Time	Synchron	nous	0.5 TCY + 20			ns	Must also meet parameter TC15
TC11	TtxL	TxCK Low Time	Synchron	nous	0.5 TCY + 20	_	-	ns	Must also meet parameter TC15
TC15	TtxP	TxCK Input Period	Synchron no presca		Tcy + 40	_	-	ns	N = prescale value
			Synchron with pres		Greater of: 20 ns or (Tcy + 40)/N				(1, 8, 64, 256)
TC20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		ock	0.5 TCY		1.5 Тсү	_	—




TABLE 25-25: INPUT CAPTURE TIMING REQUIREMENTS

AC CHARACTERISTICS			(unless otherwise	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$						
Param No.	Symbol	Characte	ristic ⁽¹⁾	Min	Мах	Units	Conditions			
IC10	TccL	ICx Input Low Time	No Prescaler	0.5 Tcy + 20	_	ns				
			With Prescaler	10	_	ns				
IC11	TccH	ICx Input High Time	No Prescaler	0.5 Tcy + 20	_	ns				
			With Prescaler	10	_	ns				
IC15	TccP	ICx Input Period	•	(Tcy + 40)/N	_	ns	N = prescale value (1, 4, 16)			

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 25-7: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




TABLE 25-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Conditions					
OC10	TccF	OCx Output Fall Time	—	_		ns	See parameter D032		
OC11	TccR	OCx Output Rise Time	ns See parameter D031						

Note 1: These parameters are characterized but not tested in manufacturing.

查询dsPIC33FJ64GP306供应商

FIGURE 25-8: OC/PWM MODULE TIMING CHARACTERISTICS




TABLE 25-27: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

AC CHAI				Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characteristic ⁽¹⁾	Characteristic ⁽¹⁾ Min Typ Max				Conditions		
OC15	Tfd	Fault Input to PWM I/O Change	—	—	50	ns	_		
OC20	TFLT	Fault Input Pulse-Width	50	_	_	ns	—		

Note 1: These parameters are characterized but not tested in manufacturing.

查询dsPIC33FJ64GP306供应商

FIGURE 25-9: SPIX MODULE MASTER MODE (CKE = 0) TIMING CHARACTERISTICS




TABLE 25-28:	SPIX MASTER MODE (CKE = 0) TIMING REQUIREMENTS
--------------	--

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions		
SP10	TscL	SCKx Output Low Time	Tcy/2	—		ns	See Note 3		
SP11	TscH	SCKx Output High Time	Tcy/2	_		ns	See Note 3		
SP20	TscF	SCKx Output Fall Time	—	—	_	ns	See parameter D032 and Note 4		
SP21	TscR	SCKx Output Rise Time	—	-	_	ns	See parameter D031 and Note 4		
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See parameter D032 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See parameter D031 and Note 4		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	23	—		ns	—		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	_	ns	—		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.




TABLE 25-29: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions		
SP10	TscL	SCKx Output Low Time ⁽³⁾	Tcy/2	_		ns	_		
SP11	TscH	SCKx Output High Time ⁽³⁾	Tcy/2	_	_	ns	—		
SP20	TscF	SCKx Output Fall Time ⁽⁴⁾	_	—	_	ns	See parameter D032		
SP21	TscR	SCKx Output Rise Time ⁽⁴⁾	_	—	_	ns	See parameter D031		
SP30	TdoF	SDOx Data Output Fall Time ⁽⁴⁾	—	—	—	ns	See parameter D032		
SP31	TdoR	SDOx Data Output Rise Time ⁽⁴⁾	—	—	_	ns	See parameter D031		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	_		
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	_		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	23	—	_	ns	-		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—		ns	—		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

- **3:** The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.

查询dsPIC33FJ64GP306供应商 FIGURE 25-11: SPIX MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS





TABLE 25-30: SPIX MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			Standard Operating Conditions: $3.0V$ to $3.6V$ (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Мах	Units	Conditions			
SP70	TscL	SCKx Input Low Time	30	_	_	ns	—			
SP71	TscH	SCKx Input High Time	30	_		ns	—			
SP72	TscF	SCKx Input Fall Time ⁽³⁾	—	10	25	ns	—			
SP73	TscR	SCKx Input Rise Time ⁽³⁾	—	10	25	ns	—			
SP30	TdoF	SDOx Data Output Fall Time ⁽³⁾	—	_	_	ns	See parameter D032			
SP31	TdoR	SDOx Data Output Rise Time ⁽³⁾		_		ns	See parameter D031			
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	_	30	ns	—			
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	_		ns	—			
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	_	_	ns	—			
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120			ns	_			
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽³⁾	10		50	ns				
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40			ns				

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: Assumes 50 pF load on all SPIx pins.



查询dsPIC33FJ64GP306供应商

TABLE 25-31: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS


АС СНА	RACTERIS	TICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Мах	Units	Conditions	
SP70	TscL	SCKx Input Low Time	30			ns	—	
SP71	TscH	SCKx Input High Time	30			ns	_	
SP72	TscF	SCKx Input Fall Time ⁽³⁾	_	10	25	ns	—	
SP73	TscR	SCKx Input Rise Time ⁽³⁾	—	10	25	ns	—	
SP30	TdoF	SDOx Data Output Fall Time ⁽³⁾	_	_	_	ns	See parameter D032	
SP31	TdoR	SDOx Data Output Rise Time ⁽³⁾	—	_	_	ns	See parameter D031	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—		30	ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20			ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20			ns	—	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow to \ SCKx \downarrow or \ SCKx \uparrow \\ Input$	120	_		ns	_	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	_	50	ns	—	
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	1.5 Tcy + 40	_		ns	—	
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	—	50	ns	—	

Note 1: These parameters are characterized but not tested in manufacturing.


2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.








查询dsPIC33FJ64GP306供应商

TABLE 25-32: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)


AC CHA	ARACTER	ISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characteristic		Min ⁽¹⁾	Мах	Units	Conditions		
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 1)	—	μs	—		
			400 kHz mode	Tcy/2 (BRG + 1)	—	μs	—		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μs	—		
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 1)	—	μs	—		
			400 kHz mode	Tcy/2 (BRG + 1)	—	μs	—		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μs	—		
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be		
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF		
			1 MHz mode ⁽²⁾	_	100	ns			
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be		
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF		
			1 MHz mode ⁽²⁾		300	ns			
IM25	TSU:DAT	Data Input	100 kHz mode	250	_	ns	_		
		Setup Time	400 kHz mode	100	_	ns			
			1 MHz mode ⁽²⁾	40	_	ns			
IM26	THD:DAT	Data Input	100 kHz mode	0	_	μs	_		
		Hold Time	400 kHz mode	0	0.9	μs			
			1 MHz mode ⁽²⁾	0.2	_	μs			
IM30	TSU:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	μs	Only relevant for		
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μs	Repeated Start		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μs	condition		
IM31	THD:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	μs	After this period the		
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μs	first clock pulse is		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μs	generated		
IM33	Tsu:sto	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	μs	_		
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μs			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μs			
IM34	THD:STO	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	—	ns	_		
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	_	ns			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	ns			
IM40	TAA:SCL	Output Valid	100 kHz mode	_	3500	ns	—		
		From Clock	400 kHz mode	—	1000	ns	—		
			1 MHz mode ⁽²⁾	—	400	ns	_		
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μs	Time the bus must be		
			400 kHz mode	1.3	_	μs	free before a new		
			1 MHz mode ⁽²⁾	0.5	_	μs	transmission can star		
IM50	Св	Bus Capacitive L			400	pF			

Note 1: BRG is the value of the I²C Baud Rate Generator. Refer to Section 19. "Inter-Integrated Circuit™ (I²C™)" in the "dsPIC33F Family Reference Manual".

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).








查询dsPIC33FJ64GP306供应商

TABLE 25-33: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

АС СНА	RACTERI	STICS		(unless othe	rwise st	ated)	ons: 3.0V to 3.6V C \leq TA \leq +85°C for Industria
Param No.	Symbol	Charact	eristic	Min	Max	Units	Conditions
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	_	μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	—	μs	Device must operate at a minimum of 10 MHz
			1 MHz mode ⁽¹⁾	0.5	—	μs	—
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	—	μs	Device must operate at a minimum of 10 MHz
			1 MHz mode ⁽¹⁾	0.5	—	μs	
IS20	TF:SCL	SDAx and SCLx	100 kHz mode		300	ns	CB is specified to be from
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode ⁽¹⁾		100	ns	
IS21	TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be from
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode ⁽¹⁾		300	ns	
S25	TSU:DAT	Data Input	100 kHz mode	250		ns	—
		Setup Time	400 kHz mode	100	—	ns	
			1 MHz mode ⁽¹⁾	100	—	ns	
IS26	THD:DAT	Data Input	100 kHz mode	0	—	μs	—
		Hold Time	400 kHz mode	0	0.9	μs	
			1 MHz mode ⁽¹⁾	0	0.3	μs	
IS30	TSU:STA	Start Condition	100 kHz mode	4.7	—	μs	Only relevant for Repeated
		Setup Time	400 kHz mode	0.6	—	μs	Start condition
			1 MHz mode ⁽¹⁾	0.25	—	μs	
S31	THD:STA	Start Condition	100 kHz mode	4.0	—	μs	After this period, the first
		Hold Time	400 kHz mode	0.6	—	μs	clock pulse is generated
			1 MHz mode ⁽¹⁾	0.25	—	μs	
S33	Tsu:sto	Stop Condition	100 kHz mode	4.7	—	μs	—
		Setup Time	400 kHz mode	0.6	—	μs	
			1 MHz mode ⁽¹⁾	0.6	—	μs	
S34	THD:STO	Stop Condition	100 kHz mode	4000	—	ns	_
		Hold Time	400 kHz mode	600	—	ns	1
			1 MHz mode ⁽¹⁾	250		ns	1
S40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns	_
		From Clock	400 kHz mode	0	1000	ns	
			1 MHz mode ⁽¹⁾	0	350	ns	
S45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μs	Time the bus must be free
			400 kHz mode	1.3	—	μs	before a new transmission
			1 MHz mode ⁽¹⁾	0.5		μs	can start
S50	Св	Bus Capacitive Lo			400	pF	

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).



查询dsPIC33FJ64GP306供应商

TABLE 25-34: DCI MODULE (MULTI-CHANNEL, I²S MODES) TIMING REQUIREMENTS

АС СНА	ARACTERIS	STICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Мах	Units	Conditions
CS10	TCSCKL	CSCK Input Low Time (CSCK pin is an input)	Tcy/2 + 20		_	ns	_
		CSCK Output Low Time ⁽³⁾ (CSCK pin is an output)	30			ns	—
CS11	Тсѕскн	CSCK Input High Time (CSCK pin is an input)	Tcy/2 + 20			ns	—
		CSCK Output High Time ⁽³⁾ (CSCK pin is an output)	30			ns	
CS20	TCSCKF	CSCK Output Fall Time ⁽⁴⁾ (CSCK pin is an output)	_	10	25	ns	
CS21	TCSCKR	CSCK Output Rise Time ⁽⁴⁾ (CSCK pin is an output)	_	10	25	ns	—
CS30	TCSDOF	CSDO Data Output Fall Time ⁽⁴⁾	—	10	25	ns	—
CS31	TCSDOR	CSDO Data Output Rise Time ⁽⁴⁾	—	10	25	ns	—
CS35	Tdv	Clock Edge to CSDO Data Valid	_		10	ns	—
CS36	TDIV	Clock Edge to CSDO Tri-Stated	10	_	20	ns	
CS40	TCSDI	Setup Time of CSDI Data Input to CSCK Edge (CSCK pin is input or output)	20	_	_	ns	_
CS41	THCSDI	Hold Time of CSDI Data Input to CSCK Edge (CSCK pin is input or output)	20	_	_	ns	_
CS50	TCOFSF	COFS Fall Time (COFS pin is output)	—	10	25	ns	See Note 1
CS51	TCOFSR	COFS Rise Time (COFS pin is output)	—	10	25	ns	See Note 1
CS55	TSCOFS	Setup Time of COFS Data Input to CSCK Edge (COFS pin is input)	20	_	_	ns	—
CS56	THCOFS	Hold Time of COFS Data Input to CSCK Edge (COFS pin is input)	20		_	ns	_

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: The minimum clock period for CSCK is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all DCI pins.




TABLE 25-35: DCI MODULE (AC-LINK MODE) TIMING REQUIREMENTS

АС СНА	RACTERIS	STICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characteristic ^(1,2)	Min	Тур ⁽³⁾	Max	Units	Conditions	
CS60	TBCLKL	BIT_CLK Low Time	36	40.7	45	ns	_	
CS61	TBCLKH	BIT_CLK High Time	36	40.7	45	ns	—	
CS62	TBCLK	BIT_CLK Period		81.4		ns	Bit clock is input	
CS65	TSACL	Input Setup Time to Falling Edge of BIT_CLK	—	—	10	ns	—	
CS66	THACL	Input Hold Time from Falling Edge of BIT_CLK	—	—	10	ns	—	
CS70	TSYNCLO	SYNC Data Output Low Time		19.5		μs	See Note 1	
CS71	TSYNCHI	SYNC Data Output High Time	—	1.3	_	μs	See Note 1	
CS72	TSYNC	SYNC Data Output Period	—	20.8	_	μs	See Note 1	
CS75	TRACL	Rise Time, SYNC, SDATA_OUT		10	25	ns	CLOAD = 50 pF, VDD = 5V	
CS76	TFACL	Fall Time, SYNC, SDATA_OUT	—	10	25	ns	CLOAD = 50 pF, VDD = 5V	
CS77	TRACL	Rise Time, SYNC, SDATA_OUT	—	—	30	ns	CLOAD = 50 pF, VDD = 3V	
CS78	TFACL	Fall Time, SYNC, SDATA_OUT		—	30	ns	CLOAD = 50 pF, VDD = 3V	
CS80	TOVDACL	Output Valid Delay from Rising Edge of BIT_CLK	—	—	15	ns	_	

Note 1: These parameters are characterized but not tested in manufacturing.

2: These values assume BIT_CLK frequency is 12.288 MHz.

3: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

查询dspIC33FJ64GP306供应商 FIGURE 25-19: CAN MODULE I/O TIMING CHARACTERISTICS




TABLE 25-36: ECAN™ MODULE I/O TIMING REQUIREMENTS

			(unless	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No. Symbol Characteristic ⁽¹⁾		Min	Тур	Max	Units	Conditions			
CA10	TioF	Port Output Fall Time	_	—		ns	See parameter D032		
CA11	TioR	Port Output Rise Time	—	_		ns	See parameter D031		
CA20 Tcwf Pulse-Width to Trigger CAN Wake-up Filter		120	_	—	ns	—			

Note 1: These parameters are characterized but not tested in manufacturing.

查询dsPIC33FJ64GP306供应商

AC CHA	RACTER	ISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions			
Device Supply										
AD01	AVDD	Module VDD Supply	Greater of VDD - 0.3 or 3.0	_	Lesser of VDD + 0.3 or 3.6	V	_			
AD02	AVss	Module Vss Supply	Vss - 0.3	—	Vss + 0.3	V	—			
	-		Referer	nce Inpu	uts					
AD05	VREFH	Reference Voltage High	AVss + 2.7	_	AVdd	V	See Note 2			
AD05a			3.0	—	3.6	V	Vrefh = AVdd Vrefl = AVss = 0			
AD06	VREFL	Reference Voltage Low	AVss	_	AVDD - 2.7	V	See Note 2			
AD06a			0	—	0	V	Vrefh = AVdd Vrefl = AVss = 0			
AD07	VREF	Absolute Reference Voltage	3.0	_	3.6	V	VREF = VREFH - VREFL			
AD08	IREF	Current Drain	_	250 	550 1	μΑ μΑ	ADC operating, see Note 2 ADC off, see Note 2			
AD08a	IAD	Operating Current	_	7.0 2.7	9.0 3.2	mA mA	10-bit ADC mode, See Note 3 12-bit ADC mode, See Note 3			
		·	Analo	og Input	1					
AD12	VINH	Input Voltage Range VinH	VINL	_	Vrefh	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), positive input. See Note 1			
AD13	VINL	Input Voltage Range VINL	VREFL	_	Avss + 1V	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), negative input. See Note 1			
AD17	Rin	Recommended Imped- ance of Analog Voltage Source	_	_	200 200	Ω Ω	10-bit 12-bit			

Note 1: The ADC conversion result never decreases with an increase in the input voltage, and has no missing codes.

2: These parameters are not characterized or tested in manufacturing.

3: These parameters are characterized; but are not tested in manufacturing.

查询dsPIC33FJ64GP306供应商 TABLE 25-38: ADC MODULE SPECIFICATIONS (12-BIT MODE)

АС СНА	ARACTERI	STICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic	Min. Typ Max. Units				Conditions	
	•	ADC Accuracy (12-bit Mo	de) - Measur	ements	with extern	al VREF+	/VREF-	
AD20a	Nr	Resolution	1	12 data bits bits				
AD21a	INL	Integral Nonlinearity	-2	—	+2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD22a	DNL	Differential Nonlinearity	>-1	—	<1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD23a	Gerr	Gain Error	1.25	1.5	3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD24a	EOFF	Offset Error	1.25	1.52	2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD25a	—	Monotonicity ⁽¹⁾	—	_	-	—	Guaranteed	
		ADC Accuracy (12-bit Mo	de) - Measui	rements	with intern	al VREF+	/VREF-	
AD20a	Nr	Resolution	1	2 data bi	ts	bits		
AD21a	INL	Integral Nonlinearity	-2	—	+2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD22a	DNL	Differential Nonlinearity	>-1	—	<1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD23a	Gerr	Gain Error	2	3	7	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD24a	EOFF	Offset Error	2	3	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD25a	—	Monotonicity ⁽¹⁾	_		_	_	Guaranteed	
		Dynamie	c Performan	ce (12-bi	it Mode)			
AD30a	THD	Total Harmonic Distortion	-77	-69	-61	dB		
AD31a	SINAD	Signal to Noise and Distortion	59	63	64	dB	_	
AD32a	SFDR	Spurious Free Dynamic Range	63	72	74	dB	_	
AD33a	Fnyq	Input Signal Band-Width	—	—	250	kHz	—	
AD34a	ENOB	Effective Number of Bits	10.95	11.1	_	bits	_	


Note 1: The ADC conversion result never decreases with an increase in the input voltage, and has no missing codes.

查询dsPIC33FJ64GP306供应商

AC CH	ARACTERI	STICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions	
		ADC Accuracy (10-bit Mod	de) - Measu	rements	with extern	al VREF+	/VREF-	
AD20b	Nr	Resolution		10 data bi	its	bits		
AD21b	INL	Integral Nonlinearity	-1.5	—	+1.5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD22b	DNL	Differential Nonlinearity	>-1	-	<1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD23b	Gerr	Gain Error	1	3	6	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD24b	EOFF	Offset Error	1	2	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD25b	—	Monotonicity ⁽¹⁾	—			_	Guaranteed	
		ADC Accuracy (10-bit Mo	de) - Measu	rements	with intern	al VREF+	/VREF-	
AD20b	Nr	Resolution		10 data bi	its	bits		
AD21b	INL	Integral Nonlinearity	-1	-	+1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD22b	DNL	Differential Nonlinearity	>-1	-	<1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD23b	Gerr	Gain Error	1	5	6	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD24b	EOFF	Offset Error	1	2	3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD25b	—	Monotonicity ⁽¹⁾	_	_	_	—	Guaranteed	
	•	Dynamic	Performar	nce (10-bi	it Mode)	•	•	
AD30b	THD	Total Harmonic Distortion	_	-64	-67	dB	_	
AD31b	SINAD	Signal to Noise and Distortion	—	57	58	dB	_	
AD32b	SFDR	Spurious Free Dynamic Range	—	60	62	dB	_	
AD33b	Fnyq	Input Signal Bandwidth	—	—	550	kHz	—	
AD34b	ENOB	Effective Number of Bits	9.1	9.7	9.8	bits	—	

TABLE 25-39: ADC MODULE SPECIFICATIONS (10-BIT MODE)

Note 1: The ADC conversion result never decreases with an increase in the input voltage, and has no missing codes.



DS70286C-page 292

查询dsPIC33FJ64GP306供应商

TABLE 25-40: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS

				Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No.	Symbol	Characteristic	Min. Typ ⁽¹⁾ Max. Units			Conditions				
Clock Parameters										
AD50a	Tad	ADC Clock Period	117.6		—	ns	—			
AD51a	tRC	ADC Internal RC Oscillator Period	_	250	—	ns	_			
	•	Con	version R	ate			·			
AD55a	tCONV	Conversion Time		14 Tad		ns	_			
AD56a	FCNV	Throughput Rate	_		500	ksps	—			
AD57a	TSAMP	Sample Time	3 Tad	_	—	_	—			
		Timir	ng Parame	ters						
AD60a	tPCS	Conversion Start from Sample Trigger ⁽²⁾	2.0 TAD	—	3.0 Tad	—	Auto-Convert Trigger (SSRC<2:0> = 111) not selected			
AD61a	tpss	Sample Start from Setting Sample (SAMP) bit ⁽²⁾	2.0 Tad	—	3.0 Tad	_	_			
AD62a	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾		0.5 TAD	—	_	_			
AD63a	tDPU	Time to Stabilize Analog Stage from ADC Off to ADC On ^(2,3)		—	20	μs	—			


Note 1: These parameters are characterized but not tested in manufacturing.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.


3: tDPU is the time required for the ADC module to stabilize when it is turned on (AD1CON1<ADON> = 1). During this time, the ADC result is indeterminate.

查询dsPIC33FJ64GP306供应商 FIGURE 25-21: ADC CONVERSION (10-BIT MODE) TIMIN

FIGURE 25-21: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 0, SSRC<2:0> = 000)



查询dsPIC33FJ64GP306供应商 FIGURE 25-22: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)



查询dsPIC33FJ64GP306供应商

TABLE 25-41: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

АС СНА	AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol Characteristic Min IVN'' May Unit				Units	Conditions			
		Cloc	k Parame	ters					
AD50b TAD ADC Clock Period			65			ns	—		
AD51b	TRC	ADC Internal RC Oscillator Period	—	250	_	ns	—		
Conversion Rate									
AD55b	TCONV	Conversion Time	_	12 TAD	—	—	—		
AD56b	FCNV	Throughput Rate	—	—	1.1	Msps	—		
AD57b	TSAMP	Sample Time	2 Tad	—	_	_	—		
		Timir	ng Paramo	eters					
AD60b	TPCS	Conversion Start from Sample Trigger ⁽²⁾	2.0 Tad	_	3.0 Tad	_	Auto-Convert Trigger (SSRC<2:0> = 111) not selected		
AD61b	TPSS	Sample Start from Setting Sample (SAMP) bit ⁽²⁾	2.0 Tad	—	3.0 Tad	_	—		
AD62b	Tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾	—	0.5 Tad	—	_	—		
AD63b	Tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ^(2,3)	_	_	20	μs	—		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.


3: TDPU is the time required for the ADC module to stabilize when it is turned on (AD1CON1<ADON> = 1). During this time, the ADC result is indeterminate.

查询dsPIC33FJ64GP306供应商

26.0 PACKAGING INFORMATION

26.1 **Package Marking Information**

64-Lead TQFP (10x10x1 mm)




characters for customer-specific information.

查询dsPIC33F164GP306供应商

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Din	Dimension Limits			MAX	
Number of Leads	N		64		
Lead Pitch	e		0.50 BSC		
Overall Height	А	_	-	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	φ	0° 3.5° 7°			
Overall Width	E		12.00 BSC		
Overall Length	D		12.00 BSC		
Molded Package Width	E1		10.00 BSC		
Molded Package Length	D1		10.00 BSC		
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.17	0.22	0.27	
Mold Draft Angle Top	α	11° 12° 13°			
Mold Draft Angle Bottom	β	11°	12°	13°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

查询dsPIC33FJ64GP306供应商

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIM			
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	0.50 BSC			
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085A

查询dsPIC33FJ64GP306供应商

80-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
D	imension Limits	MIN	NOM	MAX	
Number of Leads	N		80		
Lead Pitch	е		0.50 BSC		
Overall Height	А	-	-	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	φ	0° 3.5° 7°			
Overall Width	E		14.00 BSC		
Overall Length	D		14.00 BSC		
Molded Package Width	E1		12.00 BSC		
Molded Package Length	D1		12.00 BSC		
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.17	0.22	0.27	
Mold Draft Angle Top	α	11°	12°	13°	
Mold Draft Angle Bottom	β	11°	12°	13°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-092B

查询dsPIC33FJ64GP306供应商

80-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			
Dimensio	Dimension Limits		NOM	MAX
Contact Pitch	E		0.50 BSC	-
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X80)	X1			0.30
Contact Pad Length (X80)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2092A

查询dsPIC33FJ64GP306供应商

100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B

查询dsPIC33FJ64GP306供应商

100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		ETERS	
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.40 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X100)	X1			0.20
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100A

查询dsPIC33FJ64GP306供应商

100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		5
	Dimension Limits	MIN	NOM	MAX
Number of Leads	N	100		
Lead Pitch	е	0.50 BSC		
Overall Height	А	-	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	φ	0°	3.5°	7°
Overall Width	E		16.00 BSC	
Overall Length	D		16.00 BSC	
Molded Package Width	E1	14.00 BSC		
Molded Package Length	D1	14.00 BSC		
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.17	0.22	0.27
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B

查询dsPIC33FJ64GP306供应商

100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIM	ETERS	
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		15.40	
Contact Pad Spacing	C2		15.40	
Contact Pad Width (X100)	X1			0.30
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110A

查询dsPIC33FJ64GP306供应商 NOTES:

查询dsPIC33FJ64GP306供应商 APPENDIX A: REVISION HISTORY

Revision A (October 2006)

Initial release of this document.

Revision B (March 2008)

This revision includes minor typographical and formatting changes throughout the data sheet text.

The major changes are referenced by their respective section in the following table.

Section Name	Update Description
Section 1.0 "Device Overview"	Added External Interrupt pin information (INT0 through INT4) to Table 1-1.
Section 3.0 "Memory Organization"	Updated Change Notification Register Map table title to reflect application with dsPIC33FJXXXMCX10 devices (Table 3-2).
	Added Change Notification Register Map tables (Table 3-3 and Table 3-4) for dsPIC33FJXXXMCX08 and dsPIC33FJXXXMCX06 devices, respectively.
	Updated the bit range for AD1CON3 (ADCS<7:0>) in the ADC1 Register Map and added Note 1 (Table 3-15).
	Updated the bit range for AD2CON3 (ADCS<7:0>) in the ADC2 Register Map (Table 3-16).
	Updated the Reset value for C1FEN1 (FFFF) in the ECAN1 Register Map When C1CTRL1.WIN = 0 or 1 (Table 3-18) and updated the title to reflect applicable devices.
	Updated the title in the ECAN1 Register Map When C1CTRL1.WIN = 0 to reflect applicable devices (Table 3-19).
	Updated the title in the ECAN1 Register Map When C1CTRL1.WIN = 1 to reflect applicable devices (Table 3-20).
	Updated the Reset value for C2FEN1 (FFFF) in the ECAN2 Register Map When C2CTRL1.WIN = 0 or 1 (Table 3-21) and updated the title to reflect applicable devices.
	Updated the title for the ECAN2 Register Map When C2CTRL1.WIN = 0 to reflect applicable devices (Table 3-22).
	Updated the title for the ECAN2 Register Map When C2CTRL1.WIN = 1 to reflect applicable devices (Table 3-23).
	Updated Reset value for TRISA (C6FF) and changed the bit 12 and bit 13 values for ODCA to unimplemented in the PORTA Register Map (Table 3-25).
	Changed the bit 10 and bit 9 values for PMD1 to unimplemented in the PMD Register Map (Table 3-34).
Section 5.0 "Reset"	Added POR and BOR references in Reset Flag Bit Operation (Table 5-1).
Section 7.0 "Direct Memory Access (DMA)"	Updated the table cross-reference in Note 2 in the DMAxREQ register (Register 7-2).

查询dsPIC33FJ64GP306供应商 TABLE A-1: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 8.0 "Oscillator Configuration"	Updated the third clock source item (External Clock) in Section 8.1.1 "System Clock sources".
	Added the center frequency in the OSCTUN register for the FRC Tuning bits (TUN<5:0>) value 011111 and updated the center frequency for bits value 011110 (Register 8-4).
Section 15.0 "Serial Peripheral Interface (SPI)"	Removed redundant information, which is now available in the related section in the <i>dsPIC33F Family Reference Manual</i> , while retaining the SPI Module Block Diagram (Figure 15-1).
Section 16.0 "Inter-Integrated Circuit™ (I ² C™)"	Removed sections 16.3 through 16.13, while retaining the I ² C Block Diagram (Figure 16-1) (redundant information, which is now available in the related section in the <i>dsPIC33F Family Reference Manual</i>).
Section 17.0 "Universal Asynchronous Receiver Transmitter (UART)"	Removed sections 17.1 through 17.7 (redundant information, which is now available in the related section in the <i>dsPIC33F Family Reference Manual</i>).
Section 18.0 "Enhanced CAN (ECAN™) Module"	Removed sections 18.4 through 18.6 (redundant information, which is now available in the related section in the <i>dsPIC33F Family Reference Manual</i>).
	Updated Baud Rate Prescaler (BRP<5:0>) bit values in the CiCFG1 register (Register 18-9).
	Changed default bit value from '0' to '1' for bits 6 through 15 (FLTEN6-FLTEN15) in the CiFEN1 register (Register 18-11).
Section 19.0 "Data Converter Interface (DCI) Module"	Removed sections 19.3 through 19.7 (redundant information, which is now available in the related section in the <i>dsPIC33F Family Reference Manual</i>).
Section 20.0 "10-Bit/12-Bit Analog-to-Digital Converter (ADC)"	Removed Equation 20-1 (ADC Conversion Clock Period) and Figure 20-3 (ADC Transfer Function (10-Bit Example).
	Updated AN14 and AN15 ADC values in the ADC2 Module Block Diagram (FIGURE 20-2: "ADC2 Module Block Diagram ⁽¹⁾ ").
	Added Note 2 to ADC Conversion Clock Period Block Diagram (Figure 20-3).
	Updated ADC Conversion Clock Select bits in the ADxCON3 register from ADCS< 5 :0> to ADCS< 7 :0>. Any references to these bits have also been updated throughout this data sheet (Register 20-3).
	Added Note to ADxCHS0 register (Register 21-6).
Section 21.0 "Special Features"	Updated address 0xF8000E in the Device Configuration Register Map (Table 21-1).
	Added FICD register content (BKBUG, COE, JTAGEN and ICS<1:0>) to the dsPIC33F Configuration Bits Description and removed the last two rows (Table 21-2).
	Added a Note after the second paragraph in Section 21.2 "On-Chip Voltage Regulator".

查询dsPIC33FJ64GP306供应商 TABLE A-1: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 24.0 "Electrical Characteristics"	Updated typical value for parameter AD08 (Table 24-37).
	Updated minimum and maximum (both internal and external VREF+/VREF-) values for parameter AD21a (Table 24-38).
	Updated minimum, typical, and maximum (external VREF+/VREF-) values for parameter AD24a (Table 24-38).
	Updated maximum value for parameter AD32a (Table 24-38).
	Updated minimum and maximum (both internal and external VREF+/VREF-) values for parameter AD21a (Table 24-38).
	Updated minimum and maximum (external VREF+/VREF-) values for parameter AD21b (Table 24-39).
	Updated typical and maximum values for parameter AD32b (Table 24-39).
	Updated minimum, typical, and maximum values for parameter AD60a (Table 24-40 and Table 24-41).
	Updated minimum and maximum values for parameter AD61a (Table 24-40 and Table 24-41).
	Updated minimum and maximum values for parameter AD63a (Table 24-40 and Table 24-41).
	Added Note 3 to ADC Conversion (12-bit Mode) Timing Requirements (Table 24-40 and Table 24-41).

查询dsPIC33FJ64GP306供应商 Revision C (March 2009)

This revision includes minor typographical and formatting changes throughout the data sheet text.

Global changes include:

- Changed all instances of OSCI to OSC1 and OSC0 to OSC2
- Changed all instances of VDDCORE and VDDCORE/VCAP to VCAP/VDDCORE

The other changes are referenced by their respective section in the following table.

TABLE A-2: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-Bit Digital Signal Controllers"	Updated all pin diagrams to denote the pin voltage tolerance (see "Pin Diagrams").
	Added Note 2 to the 28-Pin QFN-S and 44-Pin QFN pin diagrams, which references pin connections to Vss.
Section 1.0 "Device Overview"	Updated AVDD in the PINOUT I/O Descriptions (see Table 1-1).
Section 2.0 "Guidelines for Getting Started with 16-Bit Digital Signal Controllers"	Added new section to the data sheet that provides guidelines on getting started with 16-bit Digital Signal Controllers.
Section 4.0 "Memory Organization"	Add Accumulator A and B SFRs (ACCAL, ACCAH, ACCAU, ACCBL, ACCBH and ACCBU) and updated the Reset value for CORCON in the CPU Core Register Map (see Table 4-1).
	Updated Reset values for IPC3, IPC4, IPC11 and IPC13-IPC15 in the Interrupt Controller Register Map (see Table 4-5).
	Updated the Reset value for CLKDIV in the System Control Register Map (see Table 4-32).
Section 5.0 "Flash Program Memory"	Updated Section 5.3 "Programming Operations" with programming time formula.
Section 9.0 "Oscillator Configuration"	Added Note 2 to the Oscillator System Diagram (see Figure 9-1).
	Updated default bit values for DOZE<2:0> and FRCDIV<2:0> in the Clock Divisor (CLKDIV) Register (see Register 9-2).
	Added a paragraph regarding FRC accuracy at the end of Section 9.1.1 "System Clock sources".
	Added Note 1 to the FRC Oscillator Tuning (OSCTUN) Register (see Register 9-4).
Section 10.0 "Power-Saving	Added the following registers:
Features"	PMD1: Peripheral Module Disable Control Register 1 (Register 10-1)
	PMD2: Peripheral Module Disable Control Register 2 (Register 10-2)
	PMD3: Peripheral Module Disable Control Register 3 (Register 10-3)
Section 11.0 "I/O Ports"	Added reference to pin diagrams for I/O pin availability and functionality (see Section 11.2 "Open-Drain Configuration").
Section 16.0 "Serial Peripheral Interface (SPI)"	Added Note 2 to the SPIxCON1 register (see Register 16-2).
Section 18.0 "Universal Asynchronous Receiver Transmitter (UART)"	Updated the UTXINV bit settings in the UxSTA register (see Register 18-2).

查询dsPIC33FJ64GP306供应商 TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 19.0 "Enhanced CAN (ECAN™) Module"	Changed bit 11 in the ECAN Control Register 1 (CiCTRL1) to Reserved (see Register 19-1).
	Added the ECAN Filter 15-8 Mask Selection (CiFMSKSEL2) register (see Register 19-19).
Section 21.0 "10-Bit/12-Bit Analog-to-Digital Converter (ADC)"	Replaced the ADC Module Block Diagram (see Figure 21-1) and removed Figure 21-2.
Section 22.0 "Special Features"	Added Note 2 to the Device Configuration Register Map (see Table 22-1)
Section 25.0 "Electrical Characteristics"	Updated Typical values for Thermal Packaging Characteristics (see Table 25-3).
	Updated Min and Max values for parameter DC12 (RAM Data Retention Voltage) and added Note 4 (see Table 25-4).
	Updated Power-Down Current Max values for parameters DC60b and DC60c (see Table 25-7).
	Updated Characteristics for I/O Pin Input Specifications (see Table 25-9).
	Updated Program Memory values for parameters 136, 137 and 138 (renamed to 136a, 137a and 138a), added parameters 136b, 137b and 138b, and added Note 2 (see Table 25-12).
	Added parameter OS42 (Gм) to the External Clock Timing Requirements (see Table 25-16).
	Updated Watchdog Timer Time-out Period parameter SY20 (see Table 25-21).

查询dsPIC33FJ64GP306供应商 NOTES:

查询dsPIC33FJ64GP306供应商 INDEX

Α

A/D Converter	225
DMA	225
Initialization	225
Key Features	225
AC Characteristics	
Internal RC Accuracy	
Load Conditions	
ADC Module	
ADC11 Register Map	
ADC2 Register Map	
Alternate Interrupt Vector Table (AIVT)	81
Arithmetic Logic Unit (ALU)	
Assembler	
MPASM Assembler	

В

Barrel Shifter	
Bit-Reversed Addressing	
Example	
Implementation	
Sequence Table (16-Entry)	
Block Diagrams	
16-bit Timer1 Module	157
A/D Module	
Connections for On-Chip Voltage Regulator	
DCI Module	
Device Clock	
DSP Engine	,
dsPIC33F	
dsPIC33F CPU Core	
ECAN Module	
Input Capture	165
Output Compare	
PLL	
Reset System	77
Shared Port Structure	155
SPI	171
Timer2 (16-bit)	161
Timer2/3 (32-bit)	160
UART	185
Watchdog Timer (WDT)	

С

C Compilers	
MPLAB C18	
MPLAB C30	
Clock Switching	145
Enabling	145
Sequence	
Code Examples	
Erasing a Program Memory Page	75
Initiating a Programming Sequence	76
Loading Write Buffers	76
Port Write/Read	156
PWRSAV Instruction Syntax	
Code Protection	237, 243
Configuration Bits	
Description (Table)	
Configuration Register Map	
Configuring Analog Port Pins	156
CPU	
Control Register	24

CPU Clocking System	138
Options	138
Selection	138
Customer Change Notification Service	317
Customer Notification Service	
Customer Support	317
D	
Data Accumulators and Adder/Subtractor	
Data Space Write Saturation	
Overflow and Saturation	
Round Logic	
Write Back	
Data Address Space	
Alignment	
Memory Map for dsPIC33FJXXXGPX06/X08/X	
es with 16 KB RAM	
Memory Map for dsPIC33FJXXXGPX06/X08/X	
es with 30 KB RAM	
Memory Map for dsPIC33FJXXXGPX06/X08/X	
es with 8 KB RAM	
Near Data Space	
Software Stack	
Width	
Data Converter Interface (DCI) Module	
DC Characteristics	
I/O Pin Input Specifications	
I/O Pin Output Specifications	
Idle Current (IDLE)	
Operating Current (IDD)	
Power-Down Current (IPD)	
Program Memory	

Temperature and Voltage Specifications...... 259

Buffer Data Alignment 217

Register Map 58

DMA Register Map 50 DMAC Registers 128 DMAxCON...... 128 DMAxPAD 128 DMAxREQ 128

DCI

DCI Module

DMA Module

DMAxSTA	128
DMAxSTB	128
DSP Engine	
Multiplier	
E	
ECAN Module	
CiFMSKSEL2 register	209
ECAN1 Register Map (C1CTRL1.WIN = 0 or 1)	52
ECAN1 Register Map (C1CTRL1.WIN = 0)	52
ECAN1 Register Map (C1CTRL1.WIN = 1)	53

查询dsPIC33FJ64GP306供应商

ECAN2 Register Map (C2CTRL1.WIN = 0 or 1)	
ECAN2 Register Map (C2CTRL1.WIN = 0)55	
Frame Types	
Modes of Operation	
Overview	191
ECAN Registers	
Filter 15-8 Mask Selection Register (CiFMSKSEL2).	
Electrical Characteristics	257
AC	
Enhanced CAN Module	191
Equations	
Device Operating Frequency	
Errata	12
F	
•	
Flash Program Memory	
Control Registers	
Operations	
Programming Algorithm	
RTSP Operation	
Table Instructions	71
Flexible Configuration	237
FSCM	
Delay for Crystal and PLL Clock Sources	80
Device Resets	80
1	
I/O Ports	155
Parallel I/O (PIO)	155
Write/Read Timing	156
l ² C	
Operating Modes	177
Registers	
I ² C Module	
I2C1 Register Map	47
I2C2 Register Map	
In-Circuit Debugger	
In-Circuit Emulation	
In-Circuit Serial Programming (ICSP)	
Input Capture	
Registers	166
Input Change Notification Module	
Instruction Addressing Modes	
File Register Instructions	
Fundamental Modes Supported	
MAC Instructions	
MCU Instructions	
Move and Accumulator Instructions	
Other Instructions	
Instruction Set	02
Overview	240
Summary	
Instruction-Based Power-Saving Modes	
Idle	
Sleep	147
Internal RC Oscillator	~ 4 ~
Use with WDT	
Internet Address	
Interrupt Control and Status Registers	
IECx	
IFSx	
INTCON1	
INTCON2	
IPCx	85
	85 125

Interrupt Disable 125
Interrupt Service Routine 125
Trap Service Routine 125
Interrupt Vector Table (IVT)
Interrupts Coincident with Power Save Instructions 148
J
JTAG Boundary Scan Interface 237
Μ
Memory Organization
Microchip Internet Web Site
Modes of Operation
Disable
Initialization 193
Listen All Messages 193
Listen Only 193
Loopback 193
Normal Operation 193
Modulo Addressing 62
Applicability64
Operation Example 63
Start and End Address 63
W Address Register Selection 63
MPLAB ASM30 Assembler, Linker, Librarian 254
MPLAB ICD 2 In-Circuit Debugger 255
MPLAB ICE 2000 High-Performance Universal In-Circuit Em-
ulator
MPLAB Integrated Development Environment Software 253
MPLAB PM3 Device Programmer
MPLAB REAL ICE In-Circuit Emulator System
MPLINK Object Linker/MPLIB Object Librarian 254
Ν
NVM Module
Register Map 60

0

Open-Drain Configuration	156
Output Compare	167

Ρ

Packaging	297
Details	298
Marking	297
Peripheral Module Disable (PMD)	148
PICSTART Plus Development Programmer	256
Pinout I/O Descriptions (table)	
PMD Module	
Register Map	60
POR and Long Oscillator Start-up Times	80
PORTA	
Register Map	58
PORTB	
Register Map	58
PORTC	
Register Map	59
PORTD	
Register Map	59
PORTE	
Register Map	59
PORTF	
Register Map	59
PORTG	
Register Map	60
Power-Saving Features	147

查询dsPIC33FJ64GP306供应商

Clock Frequency and Switching	1/7
Program Address Space	33
Construction	66
Data Access from Program Memory Using	Program
Space Visibility	
Data Access from Program Memory Using Tabl	e Instruc-
tions	
Data Access from, Address Generation	67
Memory Map	
Table Read Instructions	
TBLRDH	
TBLRDL	
Visibility Operation	
Program Memory	
Interrupt Vector	
Organization	
Reset Vector	

R

Reader Response	. 318
Registers ADxCHS0 (ADCx Input Channel 0 Select	224
ADXCHS123 (ADCx Input Channel 1, 2, 3 Select)	. 234
ADxCON1 (ADCx Control 1)	
ADxCON2 (ADCx Control 2)	
ADxCON3 (ADCx Control 2)	
ADxCON4 (ADCx Control 4)	
ADxCSSH (ADCx Input Scan Select High)	
ADxCSSL (ADCx Input Scan Select Low)	
ADxPCFGH (ADCx Port Configuration High)	
ADxPCFGL (ADCx Port Configuration Low)	
CiBUFPNT1 (ECAN Filter 0-3 Buffer Pointer)	. 204
CiBUFPNT2 (ECAN Filter 4-7 Buffer Pointer)	. 205
CiBUFPNT3 (ECAN Filter 8-11 Buffer Pointer)	
CiBUFPNT4 (ECAN Filter 12-15 Buffer Pointer)	
CiCFG1 (ECAN Baud Rate Configuration 1)	
CiCFG2 (ECAN Baud Rate Configuration 2)	
CiCTRL1 (ECAN Control 1)	
CiCTRL2 (ECAN Control 2)	
CIEC (ECAN Transmit/Receive Error Count)	
CIFCTRL (ECAN FIFO Control)	. 197
CiFEN1 (ECAN Acceptance Filter Enable)	
CiFIFO (ECAN FIFO Status)	
CiFMSKSEL1 (ECAN Filter 7-0 Mask Selection) 209	
CIINTE (ECAN Interrupt Enable)	. 200
CiINTF (ECAN Interrupt Flag)	. 199
CiRXFnEID (ECAN Acceptance Filter n Extended lo fier)	
CiRXFnSID (ECAN Acceptance Filter n Standard Ic	
fier)	
CiRXFUL1 (ECAN Receive Buffer Full 1)	. 211
CiRXFUL2 (ECAN Receive Buffer Full 2)	
CiRXMnEID (ECAN Acceptance Filter Mask n Exte Identifier)	
CiRXMnSID (ECAN Acceptance Filter Mask n Star Identifier)	ndard
CiRXOVF1 (ECAN Receive Buffer Overflow 1)	
CiRXOVF2 (ECAN Receive Buffer Overflow 2)	
CiTRBnDLC (ECAN Buffer n Data Length Control).	
CiTRBnDm (ECAN Buffer n Data Field Byte m)	
CiTRBnEID (ECAN Buffer n Extended Identifier)	
CiTRBnSID (ECAN Buffer n Standard Identifier)	
CiTRBnSTAT (ECAN Receive Buffer n Status)	
CiTRmnCON (ECAN TX/RX Buffer m Control)	
CiVEC (ECAN Interrupt Code)	

CLKDIV (Clock Divisor)	142
CORCON (Core Control)	20, 80
DCICON1 (DCI Control 1)	219
DCICON2 (DCI Control 2)	
	220
DCICON3 (DCI Control 3)	221
DCISTAT (DCI Status)	
DMACS0 (DMA Controller Status 0)	
DMACS1 (DMA Controller Status 1)	135
	100
DMAxCNT (DMA Channel x Transfer Count)	132
DMAxCON (DMA Channel x Control)	129
DMAxPAD (DMA Channel x Peripheral Address)	
DMAxREQ (DMA Channel x IRQ Select)	130
DMAxSTA (DMA Channel x RAM Start Address A	
DMAxSTB (DMA Channel x RAM Start Address B). 131
DSADR (Most Recent DMA RAM Address)	
I2CxCON (I2Cx Control)	179
I2CxMSK (I2Cx Slave Mode Address Mask)	
I2CxSTAT (I2Cx Status)	181
ICxCON (Input Capture x Control)	
IEC0 (Interrupt Enable Control 0)	98
IEC1 (Interrupt Enable Control 1)	100
	400
IEC2 (Interrupt Enable Control 2)	
IEC3 (Interrupt Enable Control 3)	104
IEC4 (Interrupt Enable Centrel 4)	405
IEC4 (Interrupt Enable Control 4)	105
IFS0 (Interrupt Flag Status 0)	90
IFS1 (Interrupt Flag Status 1)	
IFS2 (Interrupt Flag Status 2)	94
IFS3 (Interrupt Flag Status 3)	
	30
IFS4 (Interrupt Flag Status 4)	97
INTCON1 (Interrupt Control 1)	87
INTCON2 (Interrupt Control 2)	
INTTREG Interrupt Control and Status Register	124
IPC0 (Interrupt Priority Control 0)	
IPC1 (Interrupt Priority Control 1)	107
IPC10 (Interrupt Priority Control 10)	
	110
IPC11 (Interrupt Priority Control 11)	117
IPC12 (Interrupt Priority Control 12)	118
IPC13 (Interrupt Priority Control 13)	119
IPC14 (Interrupt Priority Control 14)	120
IPC15 (Interrupt Priority Control 15)	
IPC16 (Interrupt Priority Control 16)	122
IPC17 (Interrupt Priority Control 17)	
IPC2 (Interrupt Priority Control 2)	108
IPC3 (Interrupt Priority Control 3)	100
IPC4 (Interrupt Priority Control 4)	110
IPC5 (Interrupt Priority Control 5)	111
IPC6 (Interrupt Priority Control 6)	112
IPC7 (Interrupt Priority Control 7)	113
IPC8 (Interrupt Priority Control 8)	
IPC9 (Interrupt Priority Control 9)	115
NVMCOM (Flash Memory Control)	
OCxCON (Output Compare x Control)	
OSCCON (Oscillator Control)	140
OSCTUN (FRC Oscillator Tuning)	111
PLLFBD (PLL Feedback Divisor)	143
PMD1 (Peripheral Module Disable Control Register	
	11)
149	
PMD2 (Peripheral Module Disable Control Register	r 2)
	· ۲)
151	
PMD3 (Peripheral Module Disable Control Register	r 3)
153	
RCON (Reset Control)	78
RECON (DCI Repairs Slat Control)	200
RSCON (DCI Receive Slot Control)	
SPIxCON1 (SPIx Control 1)	173
SPIxCON2 (SPIx Control 2)	
	175

查询dsPIC33FJ64GP306供应商

SPIXSTAT (SPIx Status and Control)	
SR (CPU Status)	24, 86
T1CON (Timer1 Control)	158
TSCON (DCI Transmit Slot Control)	
TxCON (T2CON, T4CON, T6CON or T8CON (162	Control)
TyCON (T3CON, T5CON, T7CON or T9CON (163	Control)
UxMODE (UARTx Mode)	186
UxSTA (UARTx Status and Control)	188
Reset	
Clock Source Selection	79
Special Function Register Reset States	
Times	79
Reset Sequence	81
Resets	77
S	

Serial Peripheral Interface (SPI)	. 171
Software Simulator (MPLAB SIM)	. 254
Software Stack Pointer, Frame Pointer	
CALLL Stack Frame	61
Special Features of the CPU	. 237
SPI Module	
SPI1 Register Map	48
SPI2 Register Map	48
Symbols Used in Opcode Descriptions	. 246
System Control	
Register Map	60

т

Temperature and Voltage Specifications	
AC	
Timer1	157
Timer2/3, Timer4/5, Timer6/7 and Timer8/9	159
Timing Characteristics	
CLKO and I/O	269
Timing Diagrams	
10-bit A/D Conversion (CHPS = 01, SIMSAM = 0, A	ASAM
= 0. SSRC = 000)	294
10-bit A/D Conversion (CHPS = 01 , SIMSA	M =
0, ASAM = 1, SSRC = 111, SAM	[C =
00001)	
12-bit A/D Conversion (ASAM = 0, SSRC = 000)	
CAN I/O	288
DCI AC-Link Mode	287
DCI Multi -Channel, I ² S Modes	285
External Clock	
I2Cx Bus Data (Master Mode)	281
I2Cx Bus Data (Slave Mode)	283
I2Cx Bus Start/Stop Bits (Master Mode)	
I2Cx Bus Start/Stop Bits (Slave Mode)	

Input Capture (CAPx)	274
OC/PWM	275
Output Compare (OCx)	274
Reset, Watchdog Timer, Oscillator Start-up Timer	and
Power-up Timer	270
SPIx Master Mode (CKE = 0)	276
SPIx Master Mode (CKE = 1)	277
SPIx Slave Mode (CKE = 0)	
SPIx Slave Mode (CKE = 1)	279
Timer1, 2, 3, 4, 5, 6, 7, 8, 9 External Clock	272
Timing Requirements	
CLKO and I/O	269
DCI AC-Link Mode287,	289
DCI Multi-Channel, I ² S Modes	
External Clock	267
Input Capture	
Timing Specifications	
10-bit A/D Conversion Requirements	296
12-bit A/D Conversion Requirements	293
CAN I/O Requirements	288
I2Cx Bus Data Requirements (Master Mode)	282
I2Cx Bus Data Requirements (Slave Mode)	
Output Compare Requirements	274
PLL Clock	
Reset, Watchdog Timer, Oscillator Start-up Timer, F	Pow-
er-up Timer and Brown-out Reset Requiremen	ts
271	
Simple OC/PWM Mode Requirements	275
SPIx Master Mode (CKE = 0) Requirements	276
SPIx Master Mode (CKE = 1) Requirements	277
SPIx Slave Mode (CKE = 0) Requirements	278
SPIx Slave Mode (CKE = 1) Requirements	280
Timer1 External Clock Requirements	
Timer2, Timer4, Timer6 and Timer8 External Clock	Re-
quirements	273
Timer3, Timer5, Timer7 and Timer9 External Clock	Re-
quirements	273

U

UART Module	
UART1 Register Map	
UART2 Register Map	
v	

V

Voltage Regulator (On-Chip)	
W	
Matabdag Timar (MDT)	227 242

Watchdog Timer (WDT)	237, 242
Programming Considerations	242
WWW Address	317
WWW, On-Line Support	12

查询dsPIC33FJ64GP306供应商 THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Micro-chip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

查询dsPIC33FJ64GP306供应商 READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent	
RE:	Reader Response		
Fror	n: Name		
	Company		
A	Telephone: ()	FAX: ()	
	lication (optional):		
VVOL	uld you like a reply?YN		
Dev	ice: dsPIC33FJXXXGPX06/X08/X10	Literature Number: DS70286C	
Que	estions:		
1.	What are the best features of this docum	ent?	
2.	2. How does this document meet your hardware and software development needs?		
3.	3. Do you find the organization of this document easy to follow? If not, why?		
4.	4. What additions to the document do you think would enhance the structure and subject?		
5.	What deletions from the document could	be made without affecting the overall usefulness?	
_			
6.	Is there any incorrect or misleading inforr	nation (what and where)?	
7			
7.	How would you improve this document?		

查询dsPIC33FJ64GP306供应商 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Program Memory Product Group Pin Count Tape and Reel FI Temperature Rar		Examples: a) dsPIC33FJ256GP710I/PT: General-purpose dsPIC33, 64 KB program memory, 100-pin, Industrial temp., TQFP package.
Architecture:	33 = 16-bit Digital Signal Controller	
Flash Memory Family:	FJ = Flash program memory, 3.3V	
Product Group:	GP2=General purpose familyGP3=General purpose familyGP5=General purpose familyGP7=General purpose family	
Pin Count:	06 = 64-pin 08 = 80-pin 10 = 100-pin	
Temperature Range:	I = -40° C to $+85^{\circ}$ C (Industrial)	
Package:	PT = 10x10 or 12x12 mm TQFP (Thin Quad Flatpack) PF = 14x14 mm TQFP (Thin Quad Flatpack)	
Pattern	Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise) ES = Engineering Sample	



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo, IN Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355

Fax: 86-532-8502-7205 China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049 ASIA/PACIFIC India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4080

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-572-9526 Fax: 886-3-572-6459

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

02/04/09