19-5225; Rev 1; 9/10

EVALUATION KIT

AVAILABLE



# Low-Power, 1-/2-Channel, I<sup>2</sup>C, 12-Bit ADCs in Ultra-Tiny 1.9mm x 2.2mm Package

## **General Description**

The MAX11644/MAX11645 low-power, 12-bit, 1-/2channel analog-to-digital converters (ADCs) feature internal track/hold (T/H), voltage reference, clock, and an I<sup>2</sup>C-compatible 2-wire serial interface. These devices operate from a single supply of 2.7V to 3.6V (MAX11645) or 4.5V to 5.5V (MAX11644) and require only 6µA at a 1ksps sample rate. AutoShutdown™ powers down the devices between conversions, reducing supply current to less than 1µA at low throughput rates. The MAX11644/MAX11645 each measure two singleended or one differential input. The fully differential analog inputs are software configurable for unipolar or bipolar, and single-ended or differential operation.

The full-scale analog input range is determined by the internal reference or by an externally applied reference voltage ranging from 1V to VDD. The MAX11645 features a 2.048V internal reference and the MAX11644 features a 4.096V internal reference.

The MAX11644/MAX11645 are available in an ultra-tiny 1.9mm x 2.2mm WLP package and an 8-pin µMAX® package. The MAX11644/MAX11645 are guaranteed over the extended temperature range (-40°C to +85°C). For pin-compatible 10-bit parts, refer to the MAX11646/ MAX11647 data sheet.

Handheld Portable Applications

Received-Signal-Strength Indicators System Supervision

Power-Supply Monitoring

Medical Instruments

**Battery-Powered Test** Equipment

Solar-Powered Remote Systems

## **Applications**

Single-Supply 2.7V to 3.6V (MAX11645) 4.5V to 5.5V (MAX11644)

1.7MHz High-Speed Mode

Internal Reference 2.048V (MAX11645) 4.096V (MAX11644)

400kHz Fast Mode

- External Reference: 1V to VDD
- Internal Clock 2-Channel Single-Ended or 1-Channel Fully Differential

Ultra-Tiny 1.9mm x 2.2mm Wafer Level Package

♦ High-Speed I<sup>2</sup>C-Compatible Serial Interface

- Internal FIFO with Channel-Scan Mode
- Low Power 670µA at 94.4ksps 230µA at 40ksps 60µA at 10ksps 6µA at 1ksps 0.5µA in Power-Down Mode
- Software-Configurable Unipolar/Bipolar

## **Ordering Information**

PART	TEMP RANGE	PIN- PACKAGE	I <sup>2</sup> C SLAVE ADDRESS
MAX11644EUA+	-40°C to +85°C	8 µMAX	0110110
MAX11645EUA+	-40°C to +85°C	8 µMAX	0110110
MAX11645EWC+	-40°C to +85°C	12 WLP	0110110

+Denotes a lead(Pb)-free/RoHs-compliant package.

Typical Operating Circuit and Selector Guide appear at end of data sheet.

AutoShutdown is a trademark and µMAX is a registered trademark of Maxim Integrated Products, Inc.

M/IXI/M

odf.dzsc.com

Maxim Integrated Products 1

**Features** 

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

# 2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/12-Channel, 2-Wire Serial, 12-Bit ADCs

## **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD</sub> to GND	0.3V to +6V
AIN0, AIN1, REF to GND	0.3V to the lower of
	(V <sub>DD</sub> + 0.3V) and 6V
SDA, SCL to GND	-0.3V to +6V
Maximum Current into Any Pin	±50mA
Continuous Power Dissipation ( $T_A = +70$	
8-Pin µMAX (derate 4.5mW/°C above	+70°C)362mW
12-Pin WLP (derate 16.1mW/°C above	e +70°C)1288mW

Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	60°C to +150°C
Lead Temperature (soldering, 10s)	
µMAX only	+300°C
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **ELECTRICAL CHARACTERISTICS**

(V<sub>DD</sub> = 2.7V to 3.6V (MAX11645), V<sub>DD</sub> = 4.5V to 5.5V (MAX11644), V<sub>REF</sub> = 2.048V (MAX11645), V<sub>REF</sub> = 4.096V (MAX11644), f<sub>SCL</sub> = 1.7MHz, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C, see Tables 1–5 for programming notation.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS	
DC ACCURACY (Note 2)	·	•					
Resolution			12			Bits	
Relative Accuracy	INL	(Note 3)			±1	LSB	
Differential Nonlinearity	DNL	No missing codes over temperature			±1	LSB	
Offset Error					±4	LSB	
Offset-Error Temperature Coefficient		Relative to FSR		0.3		ppm/°C	
Gain Error		(Note 4)			±4	LSB	
Gain-Temperature Coefficient		Relative to FSR		0.3		ppm/°C	
Channel-to-Channel Offset Matching				±0.1		LSB	
Channel-to-Channel Gain Matching				±0.1		LSB	
DYNAMIC PERFORMANCE (f <sub>IN(S</sub>	SINE-WAVE) =	10kHz, V <sub>IN(P-P)</sub> = V <sub>REF</sub> , f <sub>SAMPLE</sub> = 94.4k	sps)				
Signal-to-Noise Plus Distortion	SINAD			70		dB	
Total Harmonic Distortion	THD	Up to the 5th harmonic		-78		dB	
Spurious-Free Dynamic Range	SFDR			78		dB	
Full-Power Bandwidth		SINAD > 68dB		3		MHz	
Full-Linear Bandwidth		-3dB point		5		MHz	
CONVERSION RATE							
Conversion Time (Note 5)	tCONV	Internal clock			7.5	μs	
	CONV	External clock	10.6			μs	
Throughput Rate	fsample	Internal clock, SCAN[1:0] = 01		51		ksps	
moughput nate	SAIVIPLE	External clock		94.4		кара	
Track/Hold Acquisition Time			800			ns	
Internal Clock Frequency				2.8		MHz	
Aperture Delay (Note 6)	tad	External clock, fast mode		60		ns	
	(AD	External clock, high-speed mode		30			

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = 2.7V \text{ to } 3.6V \text{ (MAX11645)}, V_{DD} = 4.5V \text{ to } 5.5V \text{ (MAX11644)}, V_{REF} = 2.048V \text{ (MAX11645)}, V_{REF} = 4.096V \text{ (MAX11644)}, f_{SCL} = 1.7MHz, T_A = T_{MIN} \text{ to } T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ , see Tables 1–5 for programming notation.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	МАХ	UNITS		
ANALOG INPUT (AIN0/AIN1)									
Input Voltage Range, Single-		Unipolar			0		VREF	V	
Ended and Differential (Note 7)		Bipolar		0		±V <sub>REF</sub> /2	v		
Input Multiplexer Leakage		On/off leakage	e curre	nt, $V_{AIN} = 0$ or $V_{DD}$		±0.01	±1	μΑ	
Input Capacitance	CIN					22		pF	
INTERNAL REFERENCE (Note 8	)	•							
	\/	T 05%0	MAX	11645	1.968	2.048	2.128	V	
Reference Voltage	VREF	$T_A = +25^{\circ}C$	MAX	11644	3.936	4.096	4.256	V	
Reference-Voltage Temperature Coefficient	TCV <sub>REF</sub>					25		ppm/°C	
REF Short-Circuit Current							2	mA	
REF Source Impedance						1.5		kΩ	
EXTERNAL REFERENCE	1	I			1		1		
REF Input Voltage Range	VREF	(Note 9)			1		V <sub>DD</sub>	V	
REF Input Current	IREF	fSAMPLE = 94	.4ksps				40	μA	
DIGITAL INPUTS/OUTPUTS (SCI	, SDA)	•							
Input-High Voltage	VIH				0.7 x V <sub>C</sub>	)D		V	
Input-Low Voltage	VIL					(	).3 x V <sub>DD</sub>	V	
Input Hysteresis	VHYST				0.1 x V <sub>C</sub>	D		V	
Input Current	lin	$V_{IN} = 0$ to $V_{DD}$	)				±10	μA	
Input Capacitance	CIN					15		рF	
Output Low Voltage	Vol	I <sub>SINK</sub> = 3mA					0.4	V	
POWER REQUIREMENTS	1	•			•				
	N	MAX11645			2.7		3.6	14	
Supply Voltage	VDD	MAX11644			4.5		5.5	V	
		fsample = 94.	.4ksps	Internal reference		900	1150		
		external clock	<	External reference		670	900		
		fsample = 40	ksps	Internal reference		530			
		internal clock		External reference		230			
Supply Current	IDD	fsample = 10	ksps	Internal reference		380		μA	
		internal clock		External reference		60			
		fsample =1ks	sps	Internal reference		330			
		internal clock		External reference		6		1	
		Shutdown (inte	ernal R	EF off)		0.5	10		
Power-Supply Rejection Ratio	PSRR	Full-scale inp	ut (Not	e 10)		±0.5	±2.0	LSB/V	

## **TIMING CHARACTERISTICS (Figure 1)**

 $(V_{DD} = 2.7V \text{ to } 3.6V \text{ (MAX11645)}, V_{DD} = 4.5V \text{ to } 5.5V \text{ (MAX11644)}, V_{REF} = 2.048V \text{ (MAX11645)}, V_{REF} = 4.096V \text{ (MAX11644)}, f_{SCL} = 1.7MHz, T_A = T_{MIN} \text{ to } T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ , see Tables 1–5 for programming notation.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
TIMING CHARACTERISTICS FOR F	AST MODE		•			
Serial-Clock Frequency	fscl				400	kHz
Bus Free Time Between a STOP (P) and a START (S) Condition	tBUF		1.3			μs
Hold Time for START Condition	thd,sta		0.6			μs
Low Period of the SCL Clock	tLOW		1.3			μs
High Period of the SCL Clock	thigh		0.6			μs
Setup Time for a Repeated START (Sr) Condition	tsu,sta		0.6			μs
Data Hold Time	t <sub>HD,DAT</sub>	(Note 11)	0		900	ns
Data Setup Time	tsu,dat		100			ns
Rise Time of Both SDA and SCL Signals, Receiving	t <sub>R</sub>	Measured from 0.3V <sub>DD</sub> - 0.7V <sub>DD</sub>	20 + 0.1C <sub>E</sub>	3	300	ns
Fall Time of SDA Transmitting	tF	Measured from 0.3V <sub>DD</sub> - 0.7V <sub>DD</sub> (Note 12)	20 + 0.1C <sub>E</sub>	3	300	ns
Setup Time for STOP Condition	tsu,sto		0.6			μs
Capacitive Load for Each Bus Line	CB				400	pF
Pulse Width of Spike Suppressed	tsp				50	ns
TIMING CHARACTERISTICS FOR H	IGH-SPEED	D MODE (C <sub>B</sub> = 400pF, Note 13)	•			
Serial-Clock Frequency	fsclh	(Note 14)			1.7	MHz
Hold Time, Repeated START Condition	<sup>t</sup> HD,STA		160			ns
Low Period of the SCL Clock	tLOW		320			ns
High Period of the SCL Clock	thigh		120			ns
Setup Time for a Repeated START Condition	tsu,sta		160			ns
Data Hold Time	thd,dat	(Note 11)	0		150	ns
Data Setup Time	tsu,dat		10			ns
Rise Time of SCL Signal (Current Source Enabled)	<sup>t</sup> RCL		20		80	ns

## TIMING CHARACTERISTICS (Figure 1) (continued)

 $(V_{DD} = 2.7V \text{ to } 3.6V \text{ (MAX11645)}, V_{DD} = 4.5V \text{ to } 5.5V \text{ (MAX11644)}, V_{REF} = 2.048V \text{ (MAX11645)}, V_{REF} = 4.096V \text{ (MAX11644)}, f_{SCL} = 1.7MHz, T_A = T_{MIN} \text{ to } T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ , see Tables 1–5 for programming notation.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Rise Time of SCL Signal After Acknowledge Bit	tRCL1	Measured from $0.3V_{DD} - 0.7V_{DD}$	20		160	ns
Fall Time of SCL Signal	tFCL	Measured from $0.3V_{DD} - 0.7V_{DD}$	20		80	ns
Rise Time of SDA Signal	t <sub>RDA</sub>	Measured from $0.3V_{DD} - 0.7V_{DD}$	20		160	ns
Fall Time of SDA Signal	t <sub>FDA</sub>	Measured from 0.3V <sub>DD</sub> - 0.7V <sub>DD</sub> (Note 12)	20		160	ns
Setup Time for STOP Condition	tsu, sto		160			ns
Capacitive Load for Each Bus Line	CB				400	pF
Pulse Width of Spike Suppressed	t <sub>SP</sub>	(Notes 11 and 14)	0		10	ns

**Note 1:** All WLP devices are 100% production tested at  $T_A = +25^{\circ}C$ . Specifications over temperature limits are guaranteed by design and characterization.

**Note 2:** For DC accuracy, the MAX11644 is tested at  $V_{DD} = 5V$  and the MAX11645 is tested at  $V_{DD} = 3V$  with an external reference for both ADCs. All devices are configured for unipolar, single-ended inputs.

**Note 3:** Relative accuracy is the deviation of the analog value at any code from its theoretical value after the full-scale range and offsets have been calibrated.

Note 4: Offset nulled.

**Note 5:** Conversion time is defined as the number of clock cycles needed for conversion multiplied by the clock period. Conversion time does not include acquisition time. SCL is the conversion clock in the external clock mode.

Note 6: A filter on the SDA and SCL inputs suppresses noise spikes and delays the sampling instant.

Note 7: The absolute input voltage range for the analog inputs (AIN0/AIN1) is from GND to VDD.

**Note 8:** When the internal reference is configured to be available at REF (SEL[2:1] = 11), decouple REF to GND with a 0.1 $\mu$ F capacitor and a 2k $\Omega$  series resistor (see the *Typical Operating Circuit*).

**Note 9:** ADC performance is limited by the converter's noise floor, typically  $300\mu$ V<sub>P-P</sub>.

Note 10: Measured for the MAX11645 as:

$$\frac{\left[\left[V_{FS}(3.6V) - V_{FS}(2.7V)\right] \times \frac{2^{N}}{V_{REF}}\right]}{(3.6V - 2.7V)}$$

and for the MAX11644, where N is the number of bits:

$$\frac{\left[\left[V_{FS}(5.5V) - V_{FS}(4.5V)\right] \times \frac{2^{N}}{V_{REF}}\right]}{(5.5V - 4.5V)}$$


Note 11: A master device must provide a data hold time for SDA (referred to V<sub>IL</sub> of SCL) to bridge the undefined region of SCL's falling edge (see Figure 1).

**Note 12:** The minimum value is specified at  $T_A = +25^{\circ}C$ .

**Note 13:**  $C_B$  = total capacitance of one bus line in pF.

Note 14: fSCL must meet the minimum clock low time plus the rise/fall times.


**Typical Operating Characteristics** (VDD = 3.3V (MAX11645), VDD = 5V (MAX11644), fSCL = 1.7MHz, 50% duty cycle, fSAMPLE = 94.4ksps, single-ended, unipolar,  $T_A = +25^{\circ}C$ , unless otherwise noted.)



S

## **Typical Operating Characteristics (continued)**


(VDD = 3.3V (MAX11645), VDD = 5V (MAX11644), fSCL = 1.7MHz, 50% duty cycle, fSAMPLE = 94.4ksps, single-ended, unipolar,  $T_A = +25^{\circ}C$ , unless otherwise noted.)




NORMALIZED REFERENCE VOLTAGE vs. SUPPLY VOLTAGE 1.00010 MAX11644 1.00008 NORMALIZED TO 1.00006 REFERENCE VALUE AT  $V_{DD} = 5V$ 1.00004 1.00002 /REF ( 1.00000 0.99998 0.999996 MAX11645 0.99994 NORMALIZED TO REFERENCE VALUE AT 0.99992  $V_{DD} = 3.3V$ 0.99990 2.7 3.0 3.3 3.6 3.9 4.2 4.5 4.8 5.1 5.4

**OFFSET ERROR vs. SUPPLY VOLTAGE** 

 $V_{DD}$  (V)




**GAIN ERROR vs. SUPPLY VOLTAGE** 



MIXIM

## \_Pin Configuration



## \_Pin Description

P	PIN		FUNCTION
μΜΑΧ	WLP	NAME	FONCTION
1,2	A1, A2	AINO, AIN1	Analog Inputs
3	_	N.C.	No connection. Not internally connected.
4	A4	REF	Reference Input/Output. Selected in the setup register (see Tables 1 and 6).
5	C4	SCL	Clock Input
6	C3	SDA	Data Input/Output
7	A3, B1–B4, C2	GND	Ground
8	C1	V <sub>DD</sub>	Positive Supply. Bypass to GND with a 0.1µF capacitor.




Figure 1. 2-Wire Serial-Interface Timing

MAX11644/MAX11645

MAX11644/MAX11645

# Low-Power, 1-/2-Channel, I<sup>2</sup>C, 12-Bit ADCs in Ultra-Tiny 1.9mm x 2.2mm Package




Figure 2. Simplified Functional Diagram




Figure 3. Load Circuit

## **Detailed Description**

The MAX11644/MAX11645 analog-to-digital converters (ADCs) use successive-approximation conversion techniques and fully differential input track/hold (T/H) circuitry to capture and convert an analog signal to a serial 12-bit digital output. The MAX11644/MAX11645 measure either two single-ended or one differential input(s). These devices feature a high-speed, 2-wire

serial interface supporting data rates up to 1.7MHz. Figure 2 shows the simplified internal structure for the MAX11644/MAX11645.

### **Power Supply**

The MAX11644/MAX11645 operate from a single supply and consume 670 $\mu$ A (typ) at sampling rates up to 94.4ksps. The MAX11645 feature a 2.048V internal reference and the MAX11644 feature a 4.096V internal reference. All devices can be configured for use with an external reference from 1V to V<sub>DD</sub>.

### **Analog Input and Track/Hold**

The MAX11644/MAX11645 analog-input architecture contains an analog-input multiplexer (mux), a fully differential track-and-hold (T/H) capacitor, T/H switches, a comparator, and a fully differential switched capacitive digital-to-analog converter (DAC) (Figure 4).

In single-ended mode, the analog input multiplexer connects CT/H between the analog input selected by CS[0] (see the *Configuration/Setup Bytes (Write Cycle)* section) and GND (Table 3). In differential mode, the analog-input multiplexer connects CT/H to the + and - analog inputs selected by CS[0] (Table 4).



During the acquisition interval, the T/H switches are in the track position and  $C_{T/H}$  charges to the analog input signal. At the end of the acquisition interval, the T/H switches move to the hold position retaining the charge on  $C_{T/H}$  as a stable sample of the input signal.

During the conversion interval, the switched capacitive DAC adjusts to restore the comparator input voltage to 0V within the limits of a 12-bit resolution. This action requires 12 conversion clock cycles and is equivalent to transferring a charge of 11pF x ( $V_{IN+} - V_{IN-}$ ) from CT/H to the binary weighted capacitive DAC, forming a digital representation of the analog input signal.

Sufficiently low source impedance is required to ensure an accurate sample. A source impedance of up to  $1.5 \mathrm{k}\Omega$  does not significantly degrade sampling accuracy. To minimize sampling errors with higher source impedances, connect a 100pF capacitor from the analog input to GND. This input capacitor forms an RC filter with the source impedance limiting the analog-input bandwidth. For larger source impedances, use a buffer amplifier to maintain analog-input signal integrity and bandwidth.

When operating in internal clock mode, the T/H circuitry enters its tracking mode on the eighth rising clock edge of the address byte. See the *Slave Address* section. The T/H circuitry enters hold mode on the falling clock edge of the acknowledge bit of the address byte (the ninth clock pulse). A conversion or a series of conversions is then internally clocked and the MAX11644/ MAX11645 hold SCL low. With external clock mode, the T/H circuitry enters track mode after a valid address on the rising edge of the clock during the read (R/W = 1) bit. Hold mode is then entered on the rising edge of the second clock pulse during the shifting out of the first byte of the result. The conversion is performed during the next 12 clock cycles.

The time required for the T/H circuitry to acquire an input signal is a function of the input sample capacitance. If the analog-input source impedance is high, the acquisition time constant lengthens and more time must be allowed between conversions. The acquisition time ( $t_{ACQ}$ ) is the minimum time needed for the signal to be acquired. It is calculated by:

#### $tACQ \ge 95$ (RSOURCE + RIN) × CIN

where R<sub>SOURCE</sub> is the analog-input source impedance, R<sub>IN</sub> =  $2.5k\Omega$ , and C<sub>IN</sub> = 22pF. t<sub>ACQ</sub> is  $1.5/f_{SCL}$  for internal clock mode and t<sub>ACQ</sub> =  $2/f_{SCL}$  for external clock mode.

## **Analog Input Bandwidth**

The MAX11644/MAX11645 feature input-tracking circuitry with a 5MHz small-signal bandwidth. The 5MHz input bandwidth makes it possible to digitize highspeed transient events and measure periodic signals with bandwidths exceeding the ADC's sampling rate by using under sampling techniques. To avoid high-frequency signals being aliased into the frequency band of interest, anti-alias filtering is recommended.




Figure 4. Equivalent Input Circuit

#### **Analog Input Range and Protection**

Internal protection diodes clamp the analog input to V<sub>DD</sub> and GND. These diodes allow the analog inputs to swing from (GND - 0.3V) to (V<sub>DD</sub> + 0.3V) without causing damage to the device. For accurate conversions, the inputs must not go more than 50mV below GND or above V<sub>DD</sub>.

### Single-Ended/Differential Input

The SGL/DIF of the configuration byte configures the MAX11644/MAX11645 analog-input circuitry for singleended or differential inputs (Table 2). In single-ended mode (SGL/DIF = 1), the digital conversion results are the difference between the analog input selected by CS[0] and GND (Table 3). In differential mode (SGL/DIF = 0), the digital conversion results are the difference between the + and the - analog inputs selected by CS[0] (Table 4).

#### Unipolar/Bipolar

When operating in differential mode, the BIP/UNI bit of the set-up byte (Table 1) selects unipolar or bipolar operation. Unipolar mode sets the differential input range from 0 to V<sub>REF</sub>. A negative differential analog input in unipolar mode causes the digital output code to be zero. Selecting bipolar mode sets the differential input range to  $\pm$ V<sub>REF</sub>/2. The digital output code is binary in unipolar mode and two's complement in bipolar mode. See the *Transfer Functions* section.

In single-ended mode, the MAX11644/MAX11645 always operate in unipolar mode irrespective of BIP/UNI. The analog inputs are internally referenced to GND with a full-scale input range from 0 to VREF.

### **2-Wire Digital Interface**

The MAX11644/MAX11645 feature a 2-wire interface consisting of a serial-data line (SDA) and serial-clock line (SCL). SDA and SCL facilitate bidirectional communication between the MAX11644/MAX11645 and the master at rates up to 1.7MHz. The MAX11644/ MAX11645 are slaves that transfer and receive data. The master (typically a microcontroller) initiates data transfer on the bus and generates the SCL signal to permit that transfer.

SDA and SCL must be pulled high. This is typically done with pullup resistors ( $750\Omega$  or greater) (see the *Typical Operating Circuit*). Series resistors (RS) are optional. They protect the input architecture of the MAX11644/MAX11645 from high voltage spikes on the bus lines and minimize crosstalk and undershoot of the bus signals.

#### Bit Transfer

One data bit is transferred during each SCL clock cycle. A minimum of 18 clock cycles are required to transfer the data in or out of the MAX11644/MAX11645.

The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is stable are considered control signals (see the *START and STOP Conditions* section). Both SDA and SCL remain high when the bus is not busy.

#### START and STOP Conditions

The master initiates a transmission with a START (S) condition, a high-to-low transition on SDA while SCL is high. The master terminates a transmission with a STOP (P) condition, a low-to-high transition on SDA while SCL is high (Figure 5). A repeated START (Sr) condition can be used in place of a STOP condition to leave the bus active and the interface mode unchanged (see the *HS Mode* section).

#### Acknowledge Bits

Data transfers are acknowledged with an acknowledge bit (A) or a not-acknowledge bit (A). Both the master and the MAX11644/MAX11645 (slave) generate acknowledge bits. To generate an acknowledge, the receiving device must pull SDA low before the rising edge of the acknowledge-related clock pulse (ninth pulse) and keep it low during the high period of the clock pulse (Figure 6). To generate a not-acknowledge, the receiver allows SDA to be pulled high before the rising edge of the acknowledge-related clock pulse and leaves SDA high during the high period of the clock pulse. Monitoring the acknowledge bits allows for detection of unsuccessful data transfers. An unsuccessful data transfer happens if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master should reattempt communication at a later time.




Figure 5. START and STOP Conditions




Figure 6. Acknowledge Bits



#### Slave Address

A bus master initiates communication with a slave device by issuing a START condition followed by a slave address. When idle, the MAX11644/MAX11645 continuously wait for a START condition followed by their slave address. When the MAX11644/MAX11645 recognize their slave address, they are ready to accept or send data. The slave address is factory programmed to 0110110. The least significant bit (LSB) of the address byte (R/W) determines whether the master is writing to or reading from the MAX11644/MAX11645 (R/W = 0 selects a write condition, R/W = 1 selects a read condition). After receiving the address, the MAX11644/MAX11645 (slave) issues an acknowledge by pulling SDA low for one clock cycle.

#### Bus Timing

At power-up, the MAX11644/MAX11645 bus timing is set for fast-mode (F/S mode), which allows conversion rates up to 22.2ksps. The MAX11644/MAX11645 must

operate in high-speed mode (HS mode) to achieve conversion rates up to 94.4ksps. Figure 1 shows the bus timing for the MAX11644/MAX11645's 2-wire interface.

#### HS Mode

At power-up, the MAX11644/MAX11645 bus timing is set for F/S mode. The bus master selects HS mode by addressing all devices on the bus with the HS-mode master code 0000 1XXX (X = don't care). After successfully receiving the HS-mode master code, the MAX11644/MAX11645 issue a not-acknowledge, allowing SDA to be pulled high for one clock cycle (Figure 8). After the not-acknowledge, the MAX11644/ MAX11645 are in HS mode. The bus master must then send a repeated START followed by a slave address to initiate HS mode communication. If the master generates a STOP condition, the MAX11644/MAX11645 return to F/S mode.




Figure 7. MAX11644/MAX11645 Slave Address Byte




Figure 8. F/S-Mode to HS-Mode Transfer

Configuration/Setup Bytes (Write Cycle)

A write cycle begins with the bus master issuing a START condition followed by seven address bits (Figure 7) and a write bit (R/W = 0). If the address byte is successfully received, the MAX11644/MAX11645 (slave) issues an acknowledge. The master then writes to the slave. The slave recognizes the received byte as the set-up byte (Table 1) if the most significant bit (MSB) is 1. If the MSB is 0, the slave recognizes that byte as the configuration byte (Table 2). The master

can write either one or two bytes to the slave in any order (setup byte, then configuration byte; configuration byte, then setup byte; setup byte or configuration byte only; Figure 9). If the slave receives a byte successfully, it issues an acknowledge. The master ends the write cycle by issuing a STOP condition or a repeated START condition. When operating in HS mode, a STOP condition returns the bus into F/S mode (see the *HS Mode* section).




Figure 9. Write Cycle

## Table 1. Setup Byte Format

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)		
REG	SEL2	SEL1	SEL0	CLK	BIP/UNI	RST	Х		
BIT	NAME			DESCR					
7	REG	Register bit. 1 =	Register bit. 1 = setup byte, 0 = configuration byte (Table 2).						
6	SEL2								
5	SEL1		Three bits select the reference voltage (Table 6).						
4	SEL0	Delault to 000 a	Default to 000 at power-up.						
3	CLK	1 = external clo	ck, 0 = internal cl	ock. Defaults to (	) at power-up.				
2	BIP/UNI	1 = bipolar, 0 = unipolar. Defaults to 0 at power-up (see the Unipolar/Bipolar section).							
1	RST	1 = no action, 0 = resets the configuration register to default. Setup register remains unchanged.							
0	Х	Don't-care bit. This bit can be set to 1 or 0.							



## Table 2. Configuration Byte Format

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)		
REG	SCAN1	SCAN0	Х	Х	Х	CS0	SGL/DIF		
BIT	NAME			DESCR	RIPTION				
7	REG	Register bit. 1 =	setup byte (see	Table 1), 0 = co	nfiguration byte.				
6	SCAN1	Coop coloct bits	Two bits coloct	the econoring on	nfiguration (Table				
5	SCAN0	Scan select bits	Scan select bits. Two bits select the scanning configuration (Table 5). Default to 00 at power-up.						
4	Х								
3	Х	Channel select	Channel select bit. CS0 selects which analog input channels are to be used for conversion						
2	Х	(Tables 3 and 4	). Default to 0000	) at power-up.					
1	CS0								
0	SGL/DIF	1 = single-ended, 0 = differential (Tables 3 and 4). Defaults to 1 at power-up. See the <i>Single-Ended/Differential Input</i> section.							

X = Don't care.

## Table 3. Channel Selection in Single-Ended Mode (SGL/ $\overline{DIF}$ = 1)

CS0	AINO	AIN1	GND
0	+		-
1		+	-

## Table 4. Channel Selection in Differential Mode (SGL/ $\overline{\text{DIF}}$ = 0)

CS0	AINO	AIN1
0	+	-
1	-	+

#### Data Byte (Read Cycle)

A read cycle must be initiated to obtain conversion results. Read cycles begin with the bus master issuing a START condition followed by seven address bits and a read bit (R/W = 1). If the address byte is successfully received, the MAX11644/MAX11645 (slave) issues an acknowledge. The master then reads from the slave. The result is transmitted in 2 bytes; first 4 bits of the first byte are high, then MSB through LSB are consecutively clocked out. After the master has received the byte(s), it can issue an acknowledge if it wants to continue reading or a not-acknowledge if it no longer wishes to read. If the MAX11644/MAX11645 receive a not-acknowledge, they release SDA, allowing the master to generate a STOP or a repeated START condition. See the Clock Modes and Scan Mode sections for detailed information on how data is obtained and converted.

**Clock Modes** The clock mode determines the conversion clock and the data acquisition and conversion time. The clock mode also affects the scan mode. The state of the setup byte's CLK bit determines the clock mode (Table 1). At power-up, the MAX11644/MAX11645 are defaulted to internal clock mode (CLK = 0).

#### Internal Clock

When configured for internal clock mode (CLK = 0), the MAX11644/MAX11645 use their internal oscillator as the conversion clock. In internal clock mode, the MAX11644/MAX11645 begin tracking the analog input after a valid address on the eighth rising edge of the clock. On the falling edge of the ninth clock, the analog signal is acquired and the conversion begins. While converting the analog input signal, the MAX11644/ MAX11645 hold SCL low (clock stretching). After the conversion completes, the results are stored in internal memory. If the scan mode is set for multiple conversions, they all happen in succession with each additional result stored in memory. The MAX11644/ MAX11645 contain two 12-bit blocks of memory. Once all conversions are complete, the MAX11644/ MAX11645 release SCL, allowing it to be pulled high. The master can now clock the results out of the memory in the same order the scan conversion has been done at a clock rate of up to 1.7MHz. SCL is stretched for a maximum of 8.3µs per channel (see Figure 10).

The device memory contains all of the conversion results when the MAX11644/MAX11645 release SCL. The converted results are read back in a first-in-first-out (FIFO) sequence. The memory contents can be read continuously. If reading continues past the result stored in memory, the pointer wraps around and points to the first result. Note that only the current conversion results are read from memory. The device must be addressed with a read command to obtain new conversion results.

The internal clock mode's clock stretching guiets the SCL bus signal, reducing the system noise during conversion. Using the internal clock also frees the bus master (typically a microcontroller) from the burden of running the conversion clock, allowing it to perform other tasks that do not need to use the bus.




Figure 10. Internal Clock Mode Read Cycles

#### External Clock

When configured for external clock mode (CLK = 1), the MAX11644/MAX11645 use the SCL as the conversion clock. In external clock mode, the MAX11644/ MAX11645 begin tracking the analog input on the ninth rising clock edge of a valid slave address byte. Two SCL clock cycles later, the analog signal is acquired and the conversion begins. Unlike the internal clock mode, converted data is available immediately after the first four empty high bits. The device continuously converts input channels dictated by the scan mode until given a not-acknowledge. There is no need to readdress the device with a read command to obtain new conversion results (see Figure 11).

The conversion must complete in 1ms, or droop on the track-and-hold capacitor degrades conversion results.

Use internal clock mode if the SCL clock period exceeds 60 µs.

The MAX11644/MAX11645 must operate in external clock mode for conversion rates from 40ksps to 94.4ksps. Below 40ksps, internal clock mode is recommended due to much smaller power consumption.

#### Scan Mode

SCAN0 and SCAN1 of the configuration byte set the scan mode configuration. Table 5 shows the scanning configurations. The scanned results are written to memory in the same order as the conversion. Read the results from memory in the order they were converted. Each result needs a 2-byte transmission; the first byte begins with 4 empty bits, during which SDA is left high. Each byte has to be acknowledged by the master or the memory transmission is terminated. It is not possible to read the memory independently of conversion.




Figure 11. External Clock Mode Read Cycle

## Table 5. Scanning Configuration

SCAN1	SCAN0	SCANNING CONFIGURATION	
0	0	Scans up from AIN0 to the input selected by CS0.	
0	1	Converts the input selected by CS0 eight times (see Tables 3 and 4).*	
1	0	Reserved. Do not use.	
1	1	Converts the input selected by CS0.*	

\*When operating in external clock mode, there is no difference between SCAN[1:0] = 01 and SCAN[1:0] = 11, and converting occurs perpetually until not-acknowledge occurs.



SEL2	SEL1	SEL0	REFERENCE VOLTAGE	REF	INTERNAL REFERENCE STATE
0	0	Х	V <sub>DD</sub>	Not connected	Always off
0	1	Х	External reference	Reference input	Always off
1	0	0	Internal reference	Not connected*	Always off
1	0	1	Internal reference	Not connected*	Always on
1	1	0	Internal reference	Reference output	Always off
1	1	1	Internal reference	Reference output	Always on

## Table 6. Reference Voltage and REF Format

X = Don't care.

\*Preferred configuration for internal reference.

## **Applications Information**

#### Power-On Reset

The configuration and setup registers (Tables 1 and 2) default to a single-ended, unipolar, single-channel conversion on AINO using the internal clock with  $V_{DD}$  as the reference. The memory contents are unknown after power-up.

#### Automatic Shutdown

Automatic shutdown occurs between conversions when the MAX11644/MAX11645 are idle. All analog circuits participate in automatic shutdown except the internal reference due to its prohibitively long wake-up time. When operating in external clock mode, a STOP, notacknowledge, or repeated START condition must be issued to place the devices in idle mode and benefit from automatic shutdown. A STOP condition is not necessary in internal clock mode to benefit from automatic shutdown because power-down occurs once all conversion results are written to memory (Figure 10). When using an external reference or VDD as a reference, all analog circuitry is inactive in shutdown and supply current is less than 0.5µA. The digital conversion results obtained in internal clock mode are maintained in memory during shutdown and are available for access through the serial interface at any time prior to a STOP or a repeated START condition.

When idle, the MAX11644/MAX11645 continuously wait for a START condition followed by their slave address (see the *Slave Address* section). Upon reading a valid address byte, the MAX11644/MAX11645 power up. The internal reference requires 10ms to wake up, so when using the internal reference it should be powered up 10ms prior to conversion or powered continuously. Wake-up is invisible when using an external reference or V<sub>DD</sub> as the reference. Automatic shutdown results in dramatic power savings, particularly at slow conversion rates and with internal clock. For example, at a conversion rate of 10ksps, the average supply current for the MAX11645 is 60 $\mu$ A (typ) and drops to 6 $\mu$ A (typ) at 1ksps. At 0.1ksps the average supply current is just 1 $\mu$ A, or a minuscule 3 $\mu$ W of power consumption. See Average Supply Current vs. Conversion Rate (External Clock) in the *Typical Operating Characteristics* section).

### **Reference Voltage**

SEL[2:0] of the setup byte (Table 1) control the reference configuration (Table 6).

#### Internal Reference

The internal reference is 4.096V for the MAX11644 and 2.048V for the MAX11645. When REF is configured to be an internal reference output (SEL[2:1] = 11), decouple REF to GND with a 0.1 $\mu$ F capacitor and a 2k $\Omega$  series resistor (see the *Typical Operating Circuit*). Once powered up, the reference always remains on until reconfigured. The internal reference requires 10ms to wake up and is accessed using SEL0 (Table 6). When in shutdown, the internal reference output is in a high-impedance state. The reference should not be used to supply current for external circuitry. The internal reference does not require an external bypass capacitor and works best when left unconnected (SEL1 = 0).

### External Reference

The external reference can range from 1V to VDD. For maximum conversion accuracy, the reference must be able to deliver up to 40 $\mu$ A and have an output impedance of 500k $\Omega$  or less. If the reference has a higher output impedance or is noisy, bypass it to GND as close as possible to REF with a 0.1 $\mu$ F capacitor.

### **Transfer Functions**

Output data coding for the MAX11644/MAX11645 is binary in unipolar mode and two's complement in bipolar mode with 1 LSB =  $(V_{REF}/2^N)$  where N is the number of bits (12). Code transitions occur halfway between successive-integer LSB values. Figures 12 and 13 show the input/output (I/O) transfer functions for unipolar and bipolar operations, respectively.

### Layout, Grounding, and Bypassing

Only use PCBs. Wire-wrap configurations are not recommended since the layout should ensure proper separation of analog and digital traces. Do not run analog and digital lines parallel to each other, and do not layout digital signal paths underneath the ADC package. Use separate analog and digital PCB ground sections with only one star point (Figure 14) connecting the two ground systems (analog and digital). For lowest noise operation, ensure the ground return to the star ground's power supply is low impedance and as short as possible. Route digital signals far away from sensitive analog and reference inputs.

High-frequency noise in the power supply (V<sub>DD</sub>) could influence the proper operation of the ADC's fast comparator. Bypass V<sub>DD</sub> to the star ground with a network of two parallel capacitors,  $0.1\mu$ F and  $4.7\mu$ F, located as close as possible to the MAX11644/MAX11645 power-supply pin.




Figure 12. Unipolar Transfer Function

Minimize capacitor lead length for best supply noise rejection, and add an attenuation resistor  $(5\Omega)$  in series with the power supply if it is extremely noisy.

## \_Definitions

### **Integral Nonlinearity**

Integral nonlinearity (INL) is the deviation of the values on an actual transfer function from a straight line. This straight line can be either a best straight-line fit or a line drawn between the endpoints of the transfer function, once offset and gain errors have been nullified. The MAX11644/MAX11645's INL is measured using the endpoint.

#### **Differential Nonlinearity**

Differential nonlinearity (DNL) is the difference between an actual step width and the ideal value of 1 LSB. A DNL error specification of less than 1 LSB guarantees no missing codes and a monotonic transfer function.

## **Aperture Jitter**

Aperture jitter (tAJ) is the sample-to-sample variation in the time between the samples.

## **Aperture Delay**

Aperture delay (tAD) is the time between the falling edge of the sampling clock and the instant when an actual sample is taken.




Figure 13. Bipolar Transfer Function




Figure 14. Power-Supply Grounding Connection

#### Signal-to-Noise Ratio

For a waveform perfectly reconstructed from digital samples, the theoretical maximum SNR is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization error only and results directly from the ADC's resolution (N bits):

 $SNR_{MAX[dB]} = 6.02dB \times N + 1.76dB$ 

In reality, there are other noise sources besides quantization noise: thermal noise, reference noise, clock jitter, etc. SNR is computed by taking the ratio of the RMS signal to the RMS noise, which includes all spectral components minus the fundamental, the first five harmonics, and the DC offset.

### Signal-to-Noise Plus Distortion

Signal-to-noise plus distortion (SINAD) is the ratio of the fundamental input frequency's RMS amplitude to the RMS equivalent of all other ADC output signals.

$$SINAD(dB) = 20 \times log \left[ \frac{Signal_{RMS}}{Noise_{RMS} + THD_{RMS}} \right]$$

### **Effective Number of Bits**

Effective number of bits (ENOB) indicates the global accuracy of an ADC at a specific input frequency and sampling rate. An ideal ADC's error consists of quantization noise only. With an input range equal to the ADC's full-scale range, calculate the ENOB as follows:

ENOB = (SINAD - 1.76)/6.02

### **Total Harmonic Distortion**

Total harmonic distortion (THD) is the ratio of the RMS sum of the input signal's first five harmonics to the fundamental itself. This is expressed as:


$$THD = 20 \times log\left(\sqrt{\left(\frac{{V_2}^2 + {V_3}^2 + {V_4}^2 + {V_5}^2}{V_1}\right)}\right)}$$

where  $V_1$  is the fundamental amplitude, and  $V_2$  through  $V_5$  are the amplitudes of the 2nd- through 5th-order harmonics.

### **Spurious-Free Dynamic Range**

Spurious-free dynamic range (SFDR) is the ratio of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next largest distortion component.

## **Typical Operating Circuit**



## Selector Guide

PART	INPUT CHANNELS	INTERNAL REFERENCE (V)	SUPPLY VOLTAGE (V)	INL (LSB)
MAX11644	2 single- ended/1 differential	4.096	4.5 to 5.5	±1
MAX11645	2 single- ended/1 differential	2.048	2.7 to 3.6	±1

## **Chip Information**

PROCESS: BICMOS

## Package Information

For the latest package outline information and land patterns, go to **www.maxim-ic.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
8 µMAX	U8CN+1	<u>21-0036</u>	<u>90-0092</u>
12 WLP	W121C2+1	<u>21-0009</u>	Refer to Application Note 1891

## **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	4/10	Initial release	—
1	9/10	Added the WLP package to the Ordering Information, Absolute Maximum Ratings, Pin Configuration, Pin Description, and Package Information sections	1, 2, 8, 20

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600