



P-Channel Enhancement Mode Field Effect Transistor


- **Features**

High density Cell Design for Low $R_{DS(ON)}$
 Voltage controlled small signal switch
 Reliable and Rugged

- **General Description**

These P-Channel enhancement mode field effect transistors are produced using high cell density, DMOS technology.

- **Pin Configurations**



SOT23

- **Absolute Maximum Ratings**

@ $T_A=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Ratings	Unit
Drain - Source Voltage	V_{DSS}	-20	V
Gate -Source Voltage	V_{GS}	± 8	V
Drain Current (Continuous)	I_D	-3.2	A
Drain Current (Pulse)	I_{DP}	-15	A
Power Dissipation	P_D	1.25	W
Operating Temperature	T_J	-55~150	$^\circ\text{C}$
Storage Temperature	T_{STG}	-55~150	$^\circ\text{C}$



● **Electrical Characteristics** @ $T_A=25^{\circ}\text{C}$ unless otherwise noted

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0V, I_D = -250\mu A$	-20			V
Drain Cut-off Current	I_{DSS}	$V_{DS} = -20V, V_{GS} = 0V$	--	--	-1	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 12V, V_{DS} = 0V$	--	--	± 110	nA
ON CHARACTERISTICS						
Gate Threshold Voltage	$V_{GS(th)}$	$I_D = -250\mu A, V_{DS} = V_{GS}$	-0.45	--	-1.5	V
Drain-Source On-state Resistance	$R_{DS(on)}$	$I_D = -2.8A, V_{GS} = -4.5V$	--	--	73	$m\Omega$
		$I_D = -2A, V_{GS} = -2.5V$	--	--	116	$m\Omega$
Forward Transconductance	g_{FS}	$V_{DS} = -5V, I_D = -2.8A$	--	6.5	--	S
On-State Drain Current ¹	$I_{D(on)}$	$V_{DS} = -5V, V_{GS} = -4.5V$	-6	--	--	A
		$V_{DS} = -5V, V_{GS} = -2.5V$	-3	--	--	
DYNAMIC CHARACTERISTICS						
Input Capacitance	C_{iss}	$V_{DS} = -6V, V_{GS} = 0V$ $f = 1\text{ MHz}$	--	415	--	pF
Output Capacitance	C_{oss}		--	223	--	pF
Feedback Capacitance	C_{rss}		--	87	--	pF
SWITCHING CHARACTERISTICS						
Turn-on Delay Time	$t_{d(on)}$	$V_{DD} = -6V, R_L = 6\Omega, I_D = -1.0A,$	--	13	25	ns
Turn-off Delay Time	$t_{d(off)}$	$V_{GEN} = -4.5V, R_G = 6\Omega$	--	42	70	ns
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
Drain-Source Diode Forward Current	I_S	--	--	--	-0.75	A
Drain-Source Diode Forward Voltage	V_{SD}	$I_S = -1.6A, V_{GS} = 0V$	-0.5	--	-1.2	V

Notes:

1. Pulse width limited by maximum junction temperature. Pulse test: $PW \leq 300\mu s$, duty cycle $\leq 2\%$.
2. For design AID only, not subject to production testing. Switching time is essentially independent of operating temperature.

● Typical Performance Characteristics




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On Resistance Vs. Temperature




Figure 5. Gate Thershold Vs. Temperature




Figure 6. Body Diode Forward Voltage Vs. Source Current



DISCLAIMER

ZHENYANGA RESER VES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. ZHENYANG DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICIENCE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

THE GRAPHS PROVIDED IN THIS DOCUMENT ARE STATISTICAL SUMMARIES BASED ON A LIMITED NUMBER OF SAMPLES AND ARE PROVIDED FOR INFORMATIONAL PURPOSE ONLY. THE PERFORMANCE CHARACTERISTICS LISTED IN THEM ARE NOT TESTED OR GUARANTEED. IN SOME GRAPHS, THE DATA PRESENTED MAY BE OUTSIDE THE SPECIFIED OPERATING RANGE (E.G., OUTSIDE SPECIFIED POWER SUPPLY RANGE) AND THEREFORE OUTSIDE THE WARRANTED RANGE.