## Features

## 4K bit Ferroelectric Nonvolatile RAM

- Organized as $512 \times 8$ bits
- High Endurance $10^{12}$ Read/Writes
- 45 Year Data Retention
- NoDelay ${ }^{\mathrm{TM}}$ Writes
- Advanced High-Reliability Ferroelectric Process

Fast Two-wire Serial Interface

- Up to 1 MHz maximum bus frequency
- Direct hardware replacement for EEPROM


## Description

The FM24C04A is a 4-kilobit nonvolatile memory employing an advanced ferroelectric process. A ferroelectric random access memory or FRAM is nonvolatile and performs reads and writes like a RAM. It provides reliable data retention for 45 years while eliminating the complexities, overhead, and system level reliability problems caused by EEPROM and other nonvolatile memories.

Unlike serial EEPROMs, the FM24C04A performs write operations at bus speed. No write delays are incurred. Data is written to the memory array in the cycle after it has been successfully transferred to the device. The next bus cycle may commence immediately.

These capabilities make the FM24C04A ideal for nonvolatile memory applications requiring frequent or rapid writes. Examples range from data collection where the number of write cycles may be critical, to demanding industrial controls where the long write time of EEPROM can cause data loss. The combination of features allows more frequent data writing with reduced overhead for the system.

The FM24C04A provides substantial benefits to users of serial EEPROM, yet these benefits are available in a hardware drop-in replacement. The FM24C04A is available in industry standard 8-pin packages using a two-wire protocol. The specifications are guaranteed over an industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## Low Power Operation

- 5 V operation
- $\quad 150 \mu \mathrm{~A}$ Active Current ( 100 kHz )
- $\quad 10 \mu \mathrm{~A}$ Standby Current


## Industry Standard Configuration

- Industrial Temperature $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- 8-pin "Green"/RoHS SOIC (-G)


## Pin Configuration



| Pin Names | Function |
| :--- | :--- |
| A1-A2 | Device Select Address 1 and 2 |
| SDA | Serial Data/Address |
| SCL | Serial Clock |
| WP | Write Protect |
| VSS | Ground |
| VDD | Supply Voltage 5V |


| Ordering Information |  |
| :--- | :--- |
| FM24C04A-G | "Green"/RoHS 8-pin SOIC |
| FM24C04A-GTR | "Green"/RoHS 8-pin SOIC, <br> Tape \& Reel |
| FM24C04A-S * | 8-pin SOIC |
| FM24C04A-STR * | 8-pin SOIC, Tape \& Reel |

* End of life. Last time buy June 2009.


Figure 1. Block Diagram

Pin Description

| Pin Name | I/O | Pin Description |
| :--- | :---: | :--- |
| A1-A2 | Input | Address 1-2: The address pins set the device select address. The device address value <br> in the 2-wire slave address must match the setting of these two pins. These pins are <br> internally pulled down. |
| SDA | I/O | Serial Data/Address: This is a bi-directional pin used to shift serial data and addresses <br> for the two-wire interface. It employs an open-drain output and is intended to be wire- <br> OR'd with other devices on the two-wire bus. The input buffer incorporates a Schmitt <br> trigger for noise immunity and the output driver includes slope control for falling <br> edges. A pull-up resistor is required. |
| SCL | Input | Serial Clock: The serial clock input for the two-wire interface. Data is clocked out of <br> the device on the SCL falling edge, and clocked in on the SCL rising edge. The SCL <br> input also incorporates a Schmitt trigger input for improved noise immunity. |
| WP | Input | Write Protect: When WP is high, the entire array is write-protected. When WP is low, <br> all addresses may be written. This pin is internally pulled down. |
| NC | - | No connect |
| VDD | Supply | Supply Voltage: 5V |
| VSS | Supply | Ground |

## Overview

The FM24C04A is a serial FRAM memory. The memory array is logically organized as $512 \times 8$ and is accessed using an industry standard two-wire interface. Functional operation of the FRAM is similar to serial EEPROMs. The major difference between the FM24C04A and a serial EEPROM with the same pinout relates to its superior write performance.

## Memory Architecture

When accessing the FM24C04A, the user addresses 512 locations each with 8 data bits. These data bits are shifted serially. The 512 addresses are accessed using the two-wire protocol, which includes a slave address (to distinguish other devices), a page address, and a word address. The word address consists of 8bits that specify one of 256 addresses. The page address is 1 -bit and so there are 2 pages each of 256 locations. The complete address of 9 -bits specifies each byte address uniquely.

Most functions of the FM24C04A either are controlled by the two-wire interface or are handled automatically by on-board circuitry. The memory is read or written at the speed of the two-wire bus. Unlike an EEPROM, it is not necessary to poll the device for a ready condition since writes occur at bus speed. That is, by the time a new bus transaction can be shifted into the part, a write operation will be complete. This is explained in more detail in the interface section below.

Users can expect several obvious system benefits from the FM24C04A due to its fast write cycle and high endurance as compared with EEPROM. However there are less obvious benefits as well. For example in a high noise environment, the fast-write operation is less susceptible to corruption than an EEPROM since it is completed quickly. By contrast an EEPROM requiring milliseconds to write is vulnerable to noise during much of the cycle.

Note that the FM24C04A contains no power management circuits other than a simple internal power-on reset. It is the user's responsibility to ensure that $V_{D D}$ is within data sheet tolerances to prevent incorrect operation.

## Two-wire Interface

The FM24C04A employs a bi-directional two-wire bus protocol using few pins and little board space. Figure 2 illustrates a typical system configuration using the FM24C04A in a microcontroller-based system. The industry standard two-wire bus is familiar to many users but is described in this section.

By convention, any device that is sending data onto the bus is the transmitter while the target device for this data is the receiver. The device that is controlling the bus is the master. The master is responsible for generating the clock signal for all operations. Any device on the bus that is being controlled is a slave. The FM24C04A is always a slave device.

The bus protocol is controlled by transition states in the SDA and SCL signals. There are four conditions: Start, Stop, Data bit, and Acknowledge. Figure 3 illustrates the signal conditions that specify the four states. Detailed timing diagrams are shown in the Electrical Specifications section.


Figure 2. Typical System Configuration


Figure 3. Data Transfer Protocol

## Stop Condition

A Stop condition is indicated when the bus master drives SDA from low to high while the SCL signal is high. All operations must end with a Stop condition. If an operation is pending when a stop is asserted, the operation will be aborted. The master must have control of SDA (not a memory read) in order to assert a Stop condition.

## Start Condition

A Start condition is indicated when the bus master drives SDA from high to low while the SCL signal is high. All read and write transactions begin with a Start condition. An operation in progress can be aborted by asserting a Start condition at any time. Aborting an operation using the Start condition will ready the FM24C04A for a new operation.

If during operation the power supply drops below the specified $\mathrm{V}_{\mathrm{DD}}$ minimum, the system should issue a Start condition prior to performing another operation.

## Data/Address Transfer

All data transfers (including addresses) take place while the SCL signal is high. Except under the two conditions described above, the SDA signal should not change state while SCL is high.

## Acknowledge

The Acknowledge takes place after the $8^{\text {th }}$ data bit has been transferred in any transaction. During this state the transmitter should release the SDA bus to allow the receiver to drive it. The receiver drives the SDA signal low to acknowledge receipt of the byte. If the receiver does not drive SDA low, the condition is a No-Acknowledge and the operation is aborted.

The receiver could fail to acknowledge for two distinct reasons. First, if a byte transfer fails, the NoAcknowledge ends the current operation so that the device can be addressed again. This allows the last byte to be recovered in the event of a communication error_Second_and most common, the receiver does
Rev. 3.1
May 2009
4 of 12


Figure 4. Slave Address
No word address occurs for a read operation. Reads always use the lower 8-bits that are held internally in the address latch and the $9^{\text {th }}$ address bit is part of the slave address. Reads always begin at the address following the previous access. A random read address can be loaded by doing a write operation as explained below.

After transmission of each data byte, just prior to the acknowledge, the FM24C04A increments the internal address latch. This allows the next sequential byte to be accessed with no additional addressing. After the last address ( 1 FFh ) is reached, the address latch will roll over to 000 h . There is no limit to the number of bytes that can be accessed with a single read or write operation.

## Data Transfer

After all address information has been transmitted, data transfer between the bus master and the FM24C04A can begin. For a read operation the FM24C04A will place 8 data bits on the bus then wait for an acknowledge. If the acknowledge occurs, the next sequential byte will be transferred. If the acknowledge is not sent, the read operation is concluded. For a write operation, the FM24C04A will accept 8 data bits from the master then send an acknowledge. All data transfer occurs MSB (most significant bit) first.

## Memory Operation

The FM24C04A is designed to operate in a manner very similar to other 2-wire interface memory products. The major differences result from the higher performance write capability of FRAM technology. These improvements result in some differences between the FM24C04A and a similar configuration EEPROM during writes. The complete operation for both writes and reads is explained below.

## Write Operation

All writes begin with a slave address then a word address. The bus master indicates a write operation by setting the LSB of the Slave address to a 0 . After addressing, the bus master sends each byte of data to the memory and the memory generates an acknowledge condition. Any number of sequential bytes may be written. If the end of the address range is reached internally, the address counter will wrap from 1 FFh to 000 h .

Unlike other nonvolatile memory technologies, there is no write delay with FRAM. The entire memory cycle occurs in less time than a single bus clock. Therefore any operation including read or write can begin immediately following a write. Acknowledge polling, a technique used with EEPROMs to determine if a write is complete is unnecessary and will always return a done condition.

An actual memory array write occurs after the $8^{\text {th }}$ data bit is transferred. It will be complete before the acknowledge is sent. Therefore if the user desires to abort a write without altering the memory contents, this should be done using a start or stop condition prior to the $8^{\text {th }}$ data bit. The FM24C04A needs no page buffering.

Pulling write protect high will disable writes to the entire array. The FM24C04A will not acknowledge data bytes that are applied to the device when write protect is asserted. In addition, the address counter will not increment if writes are attempted. Pulling WP low ( $\mathrm{V}_{\mathrm{SS}}$ ) will deactivate this feature.

Figures 5 and 6 illustrate single-byte and multiplebyte writes.


Figure 5. Byte Write


Figure 6. Multiple Byte Write

## Read Operation

There are two basic types of read operations. They are current address read and selective address read. For current address reads, the FM24C04A uses the internal address latch to supply the lower 8 address bits. In a selective read, the user performs a procedure to set these lower address bits to a specific value.

## Current Address \& Sequential Read

The FM24C04A uses an internal latch to supply the lower 8 address bits for a read operation. A current address read uses the existing value in the address latch as a starting place for the read operation. This is the address immediately following that of the last operation.

To perform a current address read, the bus master supplies a slave address with the LSB set to 1 . This indicates that a read operation is requested. The page select bit in the slave address specifies the block of memory that is used for the read operation. After the acknowledge, the FM24C04A will begin shifting out data from the current address. The current address is the bit from the slave address combined with the 8 bits that were in the internal address latch.

Beginning with the current address, the bus master can read any number of bytes. Thus, a sequential read is simply a current address read with multiple byte transfers. After each byte the internal address counter will be incremented. Each time the bus master acknowledges a byte, this indicates that the FM24C04A should read out the next sequential byte. There are four ways to properly terminate a read operation. Failing to properly terminate the read will most likely create a bus contention as the FM24C04A
attempts to read out additional data onto the bus. The four valid methods are as follows.

1. The bus master issues a no-acknowledge in the $9^{\text {th }}$ clock cycle and a stop in the $10^{\text {th }}$ clock cycle. This is illustrated in the diagrams below. This is the preferred method.
2. The bus master issues a no-acknowledge in the $9^{\text {th }}$ clock cycle and a start in the $10^{\text {th }}$.
3. The bus master issues a stop in the $9^{\text {th }}$ clock cycle. Bus contention may result.
4. The bus master issues a start in the $9^{\text {th }}$ clock cycle. Bus contention may result.

If the internal address reaches 1 FFh , it will wrap around to 000 h on the next read cycle. Figures 7 and 8 show the proper operation for current address and sequential reads.

## Selective (Random) Read

A simple technique allows a user to select a random address location as the starting point for a read operation. This involves using the first two bytes of a write operation to set the internal address byte followed by subsequent read operations.

To perform a selective read, the bus master sends out the slave address with the LSB set to 0 . This specifies a write operation. According to the write protocol, the bus master then sends the word address byte that is loaded into the internal address latch. After the FM24C04A acknowledges the word address, the bus master issues a start condition. This simultaneously aborts the write operation and allows the read command to be issued with the slave address LSB set to a 1 . The operation is now a current address read. See Figure 9.


Figure 7. Current Address Read


Figure 8. Sequential Read


Figure 9. Selective (Random) Read

## Endurance

Internally, a FRAM operates with a read and restore mechanism. Therefore, endurance cycles are applied for each read or write cycle. The FRAM architecture is based on an array of rows and columns. Rows are
defined by A8-A2. Each access causes an endurance cycle for a row. Endurance is virtually unlimited. At 3000 accesses per second to the same segment, it will take more than 10 years to reach the endurance limit.

## Electrical Specifications

## Absolute Maximum Ratings

| Symbol | Description | Ratings |
| :---: | :--- | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Power Supply Voltage with respect to $\mathrm{V}_{\mathrm{SS}}$ | -1.0 V to +7.0 V |
| $\mathrm{~V}_{\mathrm{IN}}$ | Voltage on any signal pin with respect to $\mathrm{V}_{\mathrm{SS}}$ | -1.0 V to +7.0 V <br> and $\mathrm{V}_{\mathrm{IN}}<\mathrm{V}_{\mathrm{DD}}+1.0 \mathrm{~V} *$ |
| $\mathrm{~T}_{\mathrm{STG}}$ | Storage Temperature | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{LEAD}}$ | Lead Temperature (Soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{ESD}}$ | Electrostatic Discharge Voltage <br> - Human Body Model (JEDEC Std JESD22-A114-B) <br>  - Machine Model (JEDEC Std JESD22-A115-A) | 3 kV |
|  | Package Moisture Sensitivity Level | 300 V |

* Exception: The " $\mathrm{V}_{\mathrm{IN}}<\mathrm{V}_{\mathrm{DD}}+1.0 \mathrm{~V}$ " restriction does not apply to the SCL and SDA inputs.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only, and the functional operation of the device at these or any other conditions above those listed in the operational section of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

DC Operating Conditions ( $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V unless otherwise specified)

| Symbol | Parameter | Min | Typ | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Main Power Supply | 4.5 | 5.0 | 5.5 | V |  |
| $\mathrm{I}_{\mathrm{DD}}$ | $\begin{gathered} \text { VDD Supply Current } \\ @ \text { SCL }=100 \mathrm{kHz} \\ @ \text { SCL }=400 \mathrm{kHz} \\ @ \text { SCL }=1000 \mathrm{kHz} \end{gathered}$ |  | $\begin{aligned} & 115 \\ & 400 \\ & 800 \end{aligned}$ | $\begin{gathered} 150 \\ 500 \\ 1000 \end{gathered}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ | 1 |
| $\mathrm{I}_{\text {SB }}$ | Standby Current |  | 1 | 10 | $\mu \mathrm{A}$ | 2 |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Leakage Current |  |  | $\pm 1$ | $\mu \mathrm{A}$ | 3 |
| $\mathrm{I}_{\mathrm{L}}$ | Output Leakage Current |  |  | $\pm 1$ | $\mu \mathrm{A}$ | 3 |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | -0.3 |  | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |  |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |  |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage <br> @ $\mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA}$ |  |  | 0.4 | V |  |
| $\mathrm{R}_{\text {IN }}$ | $\begin{aligned} & \text { Input Resistance (WP, A2,A1) } \\ & \text { For } \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}}(\max ) \\ & \text { For } \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}(\min ) \end{aligned}$ | $\begin{gathered} 50 \\ 1 \end{gathered}$ |  |  | $\begin{gathered} \mathrm{K} \Omega \\ \mathrm{M} \Omega \end{gathered}$ | 5 |
| $\mathrm{V}_{\mathrm{HYS}}$ | Input Hysteresis | $0.05 \mathrm{~V}_{\mathrm{DD}}$ |  |  | V | 4 |

## Notes

1. SCL toggling between $\mathrm{V}_{\mathrm{DD}}-0.3 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{SS}}$, other inputs $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}-0.3 \mathrm{~V}$
2. $\mathrm{SCL}=\mathrm{SDA}=\mathrm{V}_{\mathrm{DD}}$. All inputs $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$. Stop command issued.
3. $\mathrm{V}_{\text {IN }}$ or $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\mathrm{DD}}$. Does not apply to WP, A 2 , A 1 pins.
4. This parameter is periodically sampled and not $100 \%$ tested.
5. The input pull-down circuit is strong ( $50 \mathrm{~K} \Omega$ ) when the input voltage is below $\mathrm{V}_{\mathrm{IL}}$ and much weaker $(1 \mathrm{M} \Omega)$ when the input voltage is above $\mathrm{V}_{\mathrm{IH}}$.

AC Parameters $\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ unless otherwise specified)

| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {SCL }}$ | SCL Clock Frequency | 0 | 100 | 0 | 400 | 0 | 1000 | kHz |  |
| $\mathrm{t}_{\text {Low }}$ | Clock Low Period | 4.7 |  | 1.3 |  | 0.6 |  | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{\text {HIGH }}$ | Clock High Period | 4.0 |  | 0.6 |  | 0.4 |  | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{\mathrm{AA}}$ | SCL Low to SDA Data Out Valid |  | 3 |  | 0.9 |  | 0.55 | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{\text {BUF }}$ | Bus Free Before New <br> Transmission | 4.7 |  | 1.3 |  | 0.5 |  | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{\text {HD:STA }}$ | Start Condition Hold Time | 4.0 |  | 0.6 |  | 0.25 |  | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{\text {Su:STA }}$ | Start Condition Setup for Repeated Start | 4.7 |  | 0.6 |  | 0.25 |  | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{\text {HD:DAT }}$ | Data In Hold | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\text {SU:DAT }}$ | Data In Setup | 250 |  | 100 |  | 100 |  | ns |  |
| $\mathrm{t}_{\mathrm{R}}$ | Input Rise Time |  | 1000 |  | 300 |  | 300 | ns | 1 |
| $\mathrm{t}_{\mathrm{F}}$ | Input Fall Time |  | 300 |  | 300 |  | 100 | ns | 1 |
| $\mathrm{t}_{\text {Su:STO }}$ | Stop Condition Setup | 4.0 |  | 0.6 |  | 0.25 |  | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Output Hold (from SCL @ VIL) | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\text {SP }}$ | Noise Suppression Time Constant on SCL, SDA |  | 50 |  | 50 |  | 50 | ns |  |

Notes : All SCL specifications as well as Start and Stop conditions apply to both read and write operations.
1 This parameter is periodically sampled and not $100 \%$ tested.

Capacitance $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\right)$

| Symbol | Parameter | Max | Units | Notes |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ | Input/output capacitance (SDA) | 8 | pF | 1 |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance | 6 | pF | 1 |

## Notes

1 This parameter is periodically sampled and not $100 \%$ tested.

## AC Test Conditions

Input Pulse Levels
Input rise and fall times
Input and output timing levels
$0.1 \mathrm{~V}_{\mathrm{DD}}$ to $0.9 \mathrm{~V}_{\mathrm{DD}}$
10 ns
$0.5 \mathrm{~V}_{\mathrm{DD}}$

## Equivalent AC Load Circuit



## Diagram Notes

All start and stop timing parameters apply to both read and write cycles. Clock specifications are identical for read and write cycles. Write timing parameters apply to slave address, word address, and write data bits. Functional relationships are illustrated in the relevant data sheet sections. These diagrams illustrate the timing parameters only.

## Read Bus Timing

SCL

SDA


## Write Bus Timing

SCL


Data Retention ( $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V},+85^{\circ} \mathrm{C}$ )

| Parameter | Min | Units | Notes |
| :--- | :---: | :---: | :---: |
| Data Retention | 45 | Years |  |

## Mechanical Drawing

8-pin SOIC (JEDEC Standard MS-012 variation AA)


Refer to JEDEC MS-012 for complete dimensions and notes.
All dimensions in millimeters.

## SOIC Package Marking Scheme



Legend:
XXXX= part number, $\mathrm{P}=$ package type
LLLLLLL= lot code
RIC=Ramtron Int'l Corp, YY=year, WW=work week
Example: FM24C04A, "Green" SOIC package, Year 2004, Work Week 39 FM24C04A-G A40003G1
RIC0439

## Revision History

| Revision | Date | Summary |
| :---: | :---: | :--- |
| 1.0 | $7 / 26 / 02$ | Preliminary |
| 2.0 | $7 / 31 / 03$ | Changed to Production status. |
| 2.1 | $3 / 17 / 04$ | Added "green" packaging option. Changed input leakage spec to 1uA. |
| 3.0 | $3 / 9 / 05$ | Changed Data Retention spec. Added ESD and package MSL ratings. <br> Modified note 3 (input leakage) in DC table. Updated package drawing. <br> Updated rev numbering and footer. Removed applications section. |
| 3.1 | $5 / 14 / 2009$ | Added tape and reel ordering information. Added last time buy notice on -S <br> ordering number. |

