SDFS071A - MARCH 1987 - REVISED OCTOBER 1993

Four Modes of Operation:

Hold (Store) Shift Right Shift Left Load Data

- Operates With Outputs Enabled or at High Impedance
- 3-State Outputs Drive Bus Lines Directly
- Can Be Cascaded for N-Bit Word Lengths
- Direct Overriding Clear
- Applications:

Stacked or Push-Down Registers
Buffer Storage
Accumulator Registers

 Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description


These 8-bit universal shift/storage registers feature multiplexed I/O ports to achieve full 8-bit data handling in a single 20-pin package. Two function-select (S0, S1) inputs and two output-enable (OE1, OE2) inputs can be used to choose the modes of operation listed in the function table.

Synchronous parallel loading is accomplished by taking both S0 and S1 high. This places the 3-state outputs in a high-impedance state and permits


data that is applied on the I/O ports to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. Clearing occurs when the clear (CLR) input is low. Taking either OE1 or OE2 high disables the outputs but has no effect on clearing, shifting, or storage of data.

The SN54F299 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74F299 is characterized for operation from 0°C to 70°C.

SN54F299 . . . J PACKAGE SN74F299 . . . DW OR N PACKAGE (TOP VIEW)



SN54F299 . . . FK PACKAGE (TOP VIEW)




SDFS071A - MARCH 1987 - REVISED OCTOBER 1993

FUNCTION TABLE

MODE				INP	UTS							I/O P	ORTS				OUTI	PUTS
MODE	CLR	S1	S0	OE1†	OE2†	CLK	SL	SR	A/Q _A	B/QB	C/QC	D/QD	E/Q _E	F/Q _F	G/Q _G	H/Q _H	$Q_{A'}$	$Q_{H'}$
	L	Х	L	L	L	Χ	Х	Χ	L	L	L	L	L	L	L	L	L	L
Clear	L	L	Χ	L	L	Χ	Χ	X	L	L	L	L	L	L	L	L	L	L
	L	Н	Н	Χ	X	Χ	Χ	Χ	Χ	X	Χ	X	Χ	Χ	Χ	Χ	L	L
Hold	Н	L	L	L	L	Χ	Χ	Χ	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}	Q _{E0}	Q _{F0}	Q _{G0}	Q _{H0}	Q _{A0}	Q _{H0}
Holu	Н	Χ	Χ	L	L	L	Χ	Х	Q _{A0}	Q_{B0}	Q _{C0}	Q_{D0}	Q _{E0}	Q _{F0}	Q_{G0}	Q _{H0}	Q _{A0}	Q _{H0}
Shift	Н	L	Н	L	L	1	Χ	Н	Н	Q _{An}	Q _{Bn}	QCn	Q _{Dn}	Q _{En}	Q _{Fn}	QGn	Н	QGn
Right	Н	L	Н	L	L	1	Χ	L	L	Q_{An}	Q_{Bn}	QCn	Q_{Dn}	Q _{En}	Q _{Fn}	QGn	L	QGn
Shift	Н	Н	L	L	L	1	Н	Χ	Q _{Bn}	Q _{Cn}	Q _{Dn}	Q _{En}	Q _{Fn}	Q _{Gn}	Q _{Hn}	Н	Q _{Bn}	Н
Left	Н	Н	L	L	L	1	L	Х	Q _{Bn}	QCn	Q_{Dn}	Q _{En}	Q _{Fn}	QGn	Q _{Hn}	L	Q _{Bn}	L
Load	Н	Н	Н	Χ	Χ	1	Χ	Χ	а	b	С	d	е	f	g	h	а	h

NOTE: a . . . h = the level of the steady-state input at inputs A through H, respectively. This data is loaded into the flip-flops while the flip-flop outputs are isolated from the I/O terminals.

logic symbol‡




[‡]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



[†] When one or both output-enable inputs are high the eight I/O terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

SDFS071A - MARCH 1987 - REVISED OCTOBER 1993

logic diagram (positive logic)



† I/O ports not shown: B/Q_B (13), C/Q_C (6), D/Q_D (14), E/Q_E (5), F/Q_F (15), and G/Q_G (4).

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}		
Input current range		
Voltage range applied to any output in t		
Voltage range applied to any output in t	ne high state	0.5 V to V _{CC}
Current into any output in the low state:	$Q_{A'}$ or $Q_{H'}$	40 mA
	SN54F299 (Q _A thru Q _H)	40 mA
	SN74F299 (Q _A thru Q _H)	48 mA
Operating free-air temperature range:	SN54F299	–55°C to 125°C
	SN74F299	0°C to 70°C
Storage temperature range		65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.



SDFS071A - MARCH 1987 - REVISED OCTOBER 1993

recommended operating conditions

			s	SN54F299			SN74F299		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage					2			V
V_{IL}	Low-level input voltage				0.8			0.8	V
liK	Input clamp current				-18			-18	mA
lau	High-level output current	Q _A ' or Q _H '		-1				-1	mA
ЮН	rigii-level output current	Q _A thru Q _H			-3			-3	IIIA
la.	Low lovel output ourrent	Q _A ′ or Q _H ′			20			20	mA
IOL	Low-level output current	Q _A thru Q _H			20			24	IIIA
TA	Operating free-air temperature		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			N54F29	9	SN74F299			UNIT
					TYP [†]	MAX	MIN	TYP [†]	MAX	UNII
VIK		V _{CC} = 4.5 V,	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V
	Q _A ′ or Q _H ′		$I_{OH} = -1 \text{ mA}$	2.5	3.4		2.5	3.4		
\/o	Q _A thru Q _H	V _{CC} = 4.5 V	$I_{OH} = -1 \text{ mA}$	2.5	3.4		2.5	3.4		V
VOH	QA IIIIU QH		$I_{OH} = -3 \text{ mA}$	2.4	3.3		2.4	3.3		V
	Any output	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -1 \text{ mA to } -3 \text{ mA}$				2.7			
	Q _A ′ or Q _H ′		I _{OL} = 20 mA		0.3	0.5		0.3	0.5	V
VOL	Q _A thru Q _H	V _{CC} = 4.5 V	$I_{OL} = 20 \text{ mA}$		0.3	0.5				
	QA IIIIU QH		$I_{OL} = 24 \text{ mA}$					0.35	0.5	
1.	A thru H	V22 - 5 5 V	V _I = 5.5 V			1			1	mA
11	Any other	V _{CC} = 5.5 V	$V_I = 7 V$			0.1			0.1	IIIA
1†	A thru H	V _{CC} = 5.5 V,	V _I = 2.7 V			70			70	
¹IH [‡]	Any other	VCC = 3.5 v,	V = 2.7 V			20			20	μΑ
	A thru H					-0.65			-0.65	
I _{IL} ‡	S0 or S1	$V_{CC} = 5.5 V,$	$V_{I} = 0.5 V$			-1.2			-1.2	mA
	Any other	1		-0.6			-0.6			
los§		V _{CC} = 5.5 V,	V _O = 0	-60		-150	-60		-150	mA
Icc		V _{CC} = 5.5 V,	See Note 2		68	95		68	95	mA

NOTE 2: ICC is measured with OE1, OE2, and CLK at 4.5 V.

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$. ‡ For I/O ports (Q_A thru Q_H), the parameters I_{IH} and I_{IL} include the off-state output current.

[§] Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

SDFS071A - MARCH 1987 - REVISED OCTOBER 1993

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

				V _{CC} = 5 V, T _A = 25°C 'F299		SN54F299		SN74F299		UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock frequency			0	70	0	65	0	70	MHz	
	Pulse duration	CLK high or low	7		8		7		ns		
t _W	Pulse duration	CLR low	7		8		7				
	Setup time before	S0 or S1	High or low	8.5		9.5		8.5		ns	
	CLK↑	A/Q _A thru H/Q _H , SR, or SL	High or low	5.5		6.5		5.5			
t _{su}	Inactive-state setup time before CLK↑†	CLR	High	7		13		7			
4.		S0 or S1	High or low	0		0		0		20	
th	Hold time after CLK↑	A/Q _A thru H/Q _H , SR, or SL	High or low	2		2		2		ns	

[†] Inactive-state setup time is also referred to as recovery time.

switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C			V_{CC} = 4.5 V to 5.5 V, C_L = 50 pF, R_L = 500 Ω, T_A = MIN to MAX [‡]				UNIT	
		,				SN54F299		SN74F299			
			MIN	TYP	MAX	MIN	MAX	MIN	MAX		
f _{max}			70	100		65		70		MHz	
^t PLH	0114	Q _{A′} or Q _{H′}	3.2	6.6	9	2.7	10.5	3.2	10	ns	
^t PHL	CLK		2.7	6.1	8.5	2.2	10	2.7	9.5		
t _{PLH}	CLK	Q _A thru Q _H	3.2	6.6	9	2.7	11	3.2	10	ns	
^t PHL	CLK		4.2	8.1	11	3.7	12.5	4.2	12		
+	CLR	Q _A ′ or Q _H ′	3.7	7.1	9.5	3.2	11.5	3.7	10.5	ns	
^t PHL	CLR	Q _A thru Q _H	5.7	10.6	14	5	15.5	5.7	15		
^t PZH	054 050	O three O	2.7	5.6	8	2.2	10.5	2.7	9		
tPZL	OE1 or OE2	Q _A thru Q _H	3.2	6.6	10	2.7	12	3.2	11	ns	
^t PHZ	OE1 or OE2	O a thru Ou	1.7	4.1	6	1.7	9	1.7	7		
t _{PLZ}	OLI OF OE2	Q _A thru Q _H	1.2	3.6	5.5	1.2	7.5	1.2	6.5	ns	

[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated