

STRUCTURE Silicon Monolithic Integrated Circuit

TYPE Voltage Detector with Watchdog Timer

PRODUCT SERIES **BD99A41F**

FEATURES 1. High detection voltage precision: $\pm 1.5\%$ ($T_a=25^\circ\text{C}$)/ Low quiescent current: $5\mu\text{A}$.
2. Reset delay time and Watchdog time can be set with external capacitance.

○ABSOLUTE MAXIMUM RATINGS ($T_a=25^\circ\text{C}$)

Parameter	Symbol	Limit	Unit
Supply Voltage	VDD	-0.3~10	V
CT Pin Voltage	VCT	-0.3~VDD+0.3	V
CTW Pin Voltage	VCTW	-0.3~VDD+0.3	V
RESET Pin Voltage	VRESET	-0.3~VDD+0.3	V
INH Pin Voltage	VINH	-0.3~VDD+0.3	V
CLK Pin Voltage	VCLK	-0.3~VDD+0.3	V
Power Dissipation	Pd	470 ※1	mW
Operating Temperature Range	Topr	-40~+105	°C
Storage Temperature Range	Tstg	-55~+125	°C
Maximum Junction Temperature	Tjmax	125	°C

※1 Reduced by 4.7mW/°C over $T_a=25^\circ\text{C}$, when mount on a glass epoxy board:70mm×70mm×1.6mm.

○OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage for RESET	VDD RESET	1.0	10	V
Supply Voltage for WDT	VDD WDT	2.5	10	V

NOTE) The product described in this specification is a strategic product (and/or service) subject to COCOM regulations. It should not be exported without authorization from the appropriate government.

Status of this document

The Japanese version of this document is the formal specification.

A customer may use this translation version only for a reference to help reading the formal version.


If there are any differences in translation version of this document, formal version takes priority.

○ELECTRICAL CHARACTERISTICS(Unless otherwise specified, VDD=5V, Ta=-40°C~105°C)

Parameter	Symbol	Limits			Unit	Conditions
		MIN	Typ	MAX		
[Overall]						
Bias Current 1(WDT ON)	IDD1	—	5	14	μA	INH=5V, CTW=0.1 μF
Bias Current 2(WDT OFF)	IDD2	—	5	14	μA	INH=GND
Output Leak Current	Ileak	—	—	1	μA	VDD=VDS=10V
Output Current	IOL	0.7	—	—	mA	VDD=1.2V, VDS=0.5V
[RESET]						
Detection Voltage 1	VDET1	4.039	4.100	4.162	V	Ta=25°C
Detection Voltage 2	VDET2	4.007	4.100	4.202	V	Ta=-40~105°C
Hysteresis Width	Vrhys	VDET*0.018	VDET*0.035	VDET*0.050	V	Ta=-40~105°C
Output Delay Time L→H	TPLH	3.9	6.9	10.1	ms	CT=0.001 μF ※1 When VDD=VDET±0.5V
Output Delay Resistance	Rrst	5.8	10.0	14.5	MΩ	VCT=GND
CT Pin Threshold Voltage	VCTH	VDD×0.3	VDD×0.45	VDD×0.6	V	RL=470kΩ
CT Pin Output Current	ICT	150	—	—	μA	VDD=1.50V, VCT=0.5V
Minimum Operating Voltage	VOPL	1.0	—	—	V	VOL≤0.4V, RL=470kΩ
[WDT]						
Watchdog Monitor Time	TWH	7.0	10.0	20.0	ms	CTW=0.01 μF ※2
Watchdog Reset Time	TWL	2.4	3.3	7.0	ms	CTW=0.01 μF ※3
Clock Pulse Width	TWCLK	500	—	—	ns	
CLK High Threshold Voltage	VCLKH	VDD×0.8	—	VDD	V	
CLK Low Threshold Voltage	VCLKL	0	—	VDD×0.3	V	
INH High Threshold Voltage	VINH	VDD×0.8	—	VDD	V	
INH Low Threshold Voltage	VINHL	0	—	VDD×0.3	V	
CTW Charge Current	ICTWC	0.25	0.50	0.75	μA	VCTW=0.2V
CTW Discharge Current	ICTWO	0.75	1.50	2.00	μA	VCTW=0.8V

- ※1 TPLH can be varied by changing the CT capacitance value.
 $TPLH(s) \cong 0.69 \times Rrst (M\Omega) \times CT(\mu F)$ Rrst=10MΩ (Typ.)
 - ※2 TWH can be varied by changing the CTW capacitance value.
 $TWH(s) \cong (0.5 \times CTW(\mu F)) / ICTWC(\mu A)$ ICTWC=0.5 μA (Typ.)
 - ※3 TWL can be varied by changing the CTW capacitance value.
 $TWL(s) \cong (0.5 \times CTW(\mu F)) / ICTWO(\mu A)$ ICTWO=1.5 μA (Typ.)
- This product is not designed for protection against radio active rays.


○PHYSICAL DIMENSIONS • MARKING



SOP8 (Unit : mm)

○BLOCK DIAGRAM

○PIN No. • PIN NAME




Pin No.	Pin Name
1	CTW
2	CT
3	CLK
4	GND
5	VDD
6	INH
7	N. C.
8	RESET

※Refer to the Technical Note about the details of the application.

○OPERATING NOTES

- 1) Absolute maximum ratings
Use of the IC in excess of absolute maximum ratings such as the applied voltage or operating temperature range may result in IC damage. Assumptions should not be made regarding the state of the IC (short mode or open mode) when such damage is suffered. A physical safety measure such as a fuse should be implemented when use of the IC in a special mode where the absolute maximum ratings may be exceeded is anticipated.
- 2) GND potential
Ensure a minimum GND pin potential in all operating conditions.
- 3) Thermal design
Use a thermal design that allows for a sufficient margin in light of the power dissipation (Pd) in actual operating conditions.
- 4) Pin short and mistake mounting
Use caution when orienting and positioning the IC for mounting on printed circuit boards. Improper mounting may result in damage to the IC. Shorts between output pins and the power supply and GND pins caused by the presence of a foreign object may result in damage to the IC. Ensure a minimum GND pin potential in all operating conditions.
- 5) Actions in strong magnetic field
Keep in mind that the IC may malfunction in strong magnetic fields.
- 6) Testing on application boards
When testing the IC on an application board, connecting a capacitor to a pin with low impedance subjects the IC to stress. Always discharge capacitors after each process or step. Always turn the IC's power supply off before connecting it to or removing it from a jig or fixture during the inspection process. Ground the IC during assembly steps as an antistatic measure, and use similar caution when transporting or storing the IC.
- 7) This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P/N junctions are formed at the intersection of these P layers with the N layers of other elements to create a variety of parasitic elements. For example, when the resistors and transistors are connected to the pins as shown in the following figure,
 - The P/N junction functions as a parasitic diode when GND > Pin A for the resistor or GND > Pin B for the transistor (NPN).
 - Similarly, when GND > Pin B for the transistor (NPN), the parasitic diode described above combines with the N layer of other adjacent elements to operate as a parasitic NPN transistor.


The formation of parasitic elements as a result of the relationships of the potentials of different pins is an inevitable result of the IC's architecture. The operation of parasitic elements can cause interference with circuit operation as well as IC malfunction and damage. For these reasons, it is necessary to use caution so that the IC is not used in a way that will trigger the operation of parasitic elements, such as by the application of voltages lower than the GND (P substrate) voltage to input pins. Keep in mind that the IC may malfunction in strong magnetic fields.



8) Ground patterns

When using both small signal and large current GND patterns, it is recommended to isolate the two ground patterns, placing a single ground point at the application's reference point so that the pattern wiring resistance and voltage variations caused by large currents do not cause variations in the small signal ground voltage. Be careful not to change the GND wiring pattern of any external parts, either.

9) Applications or inspection processes where the potentials of the VDD pin and other pins may be reversed from their normal states may cause damage to the IC's internal circuitry or elements. Use an CT pin capacitance of 3.3 μF or lower and CTW pin capacitance of 10 μF or lower in case VDD is shorted with the GND pin while the external capacitor is charged. It is recommended to insert a diode for preventing back current flow in series with VDD or bypass diodes between VDD and each pin.



10) When VDD falls below the operating marginal voltage, output will be open. When output is being pulled up to VDD, output will be equivalent to VDD.

11) Input Pin

CLK and INH pins comprise inverter gates and should not be left open. (These pins should be either pulled up or down.) Input to CLK pin is detected using a positive edge trigger and does not affect CLK signal duty. Input the trigger to CLK pin within TWH time.

Notes

- No technical content pages of this document may be reproduced in any form or transmitted by any means without prior permission of ROHM CO.,LTD.
- The contents described herein are subject to change without notice. The specifications for the product described in this document are for reference only. Upon actual use, therefore, please request that specifications to be separately delivered.
- Application circuit diagrams and circuit constants contained herein are shown as examples of standard use and operation. Please pay careful attention to the peripheral conditions when designing circuits and deciding upon circuit constants in the set.
- Any data, including, but not limited to application circuit diagrams information, described herein are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO.,LTD. disclaims any warranty that any use of such devices shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes no liability of whatsoever nature in the event of any such infringement, or arising from or connected with or related to the use of such devices.
- Upon the sale of any such devices, other than for buyer's right to use such devices itself, resell or otherwise dispose of the same, no express or implied right or license to practice or commercially exploit any intellectual property rights or other proprietary rights owned or controlled by
- ROHM CO., LTD. is granted to any such buyer.
- Products listed in this document are no antiradiation design.

The products listed in this document are designed to be used with ordinary electronic equipment or devices (such as audio visual equipment, office-automation equipment, communications devices, electrical appliances and electronic toys).

Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.

About Export Control Order in Japan

Products described herein are the objects of controlled goods in Annex 1 (Item 16) of Export Trade Control Order in Japan.

In case of export from Japan, please confirm if it applies to "objective" criteria or an "informed" (by MITI clause) on the basis of "catch all controls for Non-Proliferation of Weapons of Mass Destruction.

Thank you for your accessing to ROHM product informations.
More detail product informations and catalogs are available,
please contact your nearest sales office.

Please contact our sales offices for details ;

U.S.A / San Diego	TEL : +1(858)625-3630	FAX : +1(858)625-3670
Atlanta	TEL : +1(770)754-5972	FAX : +1(770)754-0691
Dallas	TEL : +1(972)312-8818	FAX : +1(972)312-0330
Germany / Dusseldorf	TEL : +49(2154)9210	FAX : +49(2154)921400
United Kingdom / London	TEL : +44(1)908-282-666	FAX : +44(1)908-282-528
France / Paris	TEL : +33(0)1 56 97 30 60	FAX : +33(0) 1 56 97 30 80
China / Hong Kong	TEL : +852(2)740-6262	FAX : +852(2)375-8971
Shanghai	TEL : +86(21)6279-2727	FAX : +86(21)6247-2066
Dilian	TEL : +86(411)8230-8549	FAX : +86(411)8230-8537
Beijing	TEL : +86(10)8525-2483	FAX : +86(10)8525-2489
Taiwan / Taipei	TEL : +866(2)2500-6956	FAX : +866(2)2503-2869
Korea / Seoul	TEL : +82(2)8182-700	FAX : +82(2)8182-715
Singapore	TEL : +65-6332-2322	FAX : +65-6332-5662
Malaysia / Kuala Lumpur	TEL : +60(3)7958-8355	FAX : +60(3)7958-8377
Philippines / Manila	TEL : +63(2)807-6872	FAX : +63(2)809-1422
Thailand / Bangkok	TEL : +66(2)254-4890	FAX : +66(2)256-6334

Japan /
(Internal Sales)

Tokyo	2-1-1, Yaesu, Chuo-ku, Tokyo 104-0082	TEL : +81(3)5203-0321	FAX : +81(3)5203-0300
Yokohama	2-4-8, Shin Yokohama, Kohoku-ku, Yokohama, Kanagawa 222-8575	TEL : +81(45)476-2131	FAX : +81(45)476-2128
Nagoya	Dainagayo Building 9F 3-28-12, Meieki, Nakamura-ku, Nagoya, Aichi 450-0002	TEL : +81(52)581-8521	FAX : +81(52)561-2173
Kyoto	579-32 Higashi Shiokouji-cho, Karasuma Nishi-iru, Shiokoujidori, Shimogyo-ku, Kyoto 600-8216	TEL : +81(75)311-2121	FAX : +81(75)314-6559

(Contact address for overseas customers in Japan)

Yokohama	TEL : +81(45)476-9270	FAX : +81(045)476-9271
----------	-----------------------	------------------------