# Multi－Range（ $\pm 4 \mathrm{~V}, \pm 2 \mathrm{~V},+4 \mathrm{~V},+2 \mathrm{~V}$ ）， ＋5V Supply，12－Bit DAS with 8＋4 Bus Interface 


#### Abstract

General Description The MAX199 multi－range，12－bit data－acquisition system （DAS）requires only a single +5 V supply for operation， and converts analog signals up to $\pm 4 \mathrm{~V}$ at its inputs．This system provides eight analog input channels that are independently software programmable for a variety of  This increases effective dynamic range to 14 bits，and provides the user flexibility to interface 4 mA －to－ 20 mA ， $\pm 12 \mathrm{~V}$ ，and $\pm 15 \mathrm{~V}$ powered sensors to a single +5 V sys－ tem．In addition，the converter is fault－protected to $\pm 16.5 \mathrm{~V}$ ；a fault condition on any channel will not affect the conversion result of the selected channel．Other fea－ tures include a 5 MHz bandwidth track／hold，100ksps throughput rate，internal／external clock，internal／external acquisition control， $8+4$ parallel interface，and operation with an internal 4.096 V or external reference． A hardware $\overline{\text { SHDN }}$ pin and two programmable power－ down modes（STBYPD，FULLPD）provide low－current shutdown between conversions．In STBYPD mode，the reference buffer remains active，eliminating start－up delays． The MAX199 employs a standard microprocessor（ $\mu \mathrm{P}$ ） interface．Its three－state data I／O interface is configured to operate with 8 －bit data buses，and data－access and bus－release timing specifications are compatible with most popular $\mu \mathrm{Ps}$ ．All logic inputs and outputs are TTL／CMOS compatible．


The MAX199 is available in 28 －pin DIP，wide SO，SSOP， and ceramic SB packages．
For a different combination of input ranges（ $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}$ ， 0 V to $10 \mathrm{~V}, 0 \mathrm{~V}$ to 5 V ），see the MAX197 data sheet．For 12－ bit bus interfaces，see the MAX196／MAX198 data sheet．

Applications
Industrial－Control Systems Robotics
Data－Acquisition Systems
Automatic Testing Systems
Medical Instruments
Telecommunications

# Multi-Range ( $\pm 4 V, \pm 2 V,+4 V,+2 V)$, +5V Supply, 12-Bit DAS with 8+4 Bus Interface 

## ABSOLUTE MAXIMUM RATINGS

| VDD to AGND | -0.3 V to +7 V |
| :---: | :---: |
| AGND to DGND | -0.3V to +0.3V |
| REF to AGND. | -0.3V to (VDD + 0.3V) |
| REFADJ to AGND | -0.3V to (VDD +0.3 V ) |
| Digital Inputs to DGND | -0.3V to (VDD + 0.3V) |
| Digital Outputs to DGND | -0.3V to (VDD +0.3 V ) |
| $\mathrm{CHO}-\mathrm{CH} 7$ to AGND | $\ldots . . \pm 16.5 \mathrm{~V}$ |
| Continuous Power Dissip |  |
| Narrow Plastic DIP (derat | ve $\left.+70^{\circ} \mathrm{C}\right) . . .1143 \mathrm{~mW}$ |


| Wide SO (derate $12.50 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )............. 1000 mW |  |
| :---: | :---: |
| SSOP (derate $9.52 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) | 762 mW |
| Narrow Ceramic SB (derate $20.00 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ). 1600 mW |  |
| Operating Temperature Ranges |  |
| MAX199_C | . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| MAX199_E | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MAX199 M | $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temp | $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
|  |  |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

( $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$; unipolar/bipolar range; external reference mode, $\mathrm{V}_{\mathrm{REF}}=4.096 \mathrm{~V} ; 4.7 \mu \mathrm{~F}$ at REF pin; external clock, fCLK $=2.0 \mathrm{MHz}$ with $50 \%$ duty cycle; $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted.)


# Multi-Range ( $\pm 4 \mathrm{~V}, \pm 2 \mathrm{~V},+4 \mathrm{~V}, \mathrm{+2V}$ ), +5V Supply, 12-Bit DAS with 8+4 Bus Interface 

## ELECTRICAL CHARACTERISTICS (continued)

( V DD $=5 \mathrm{~V} \pm 5 \%$; unipolar/bipolar range; external reference mode, V REF $=4.096 \mathrm{~V}$; $4.7 \mu \mathrm{~F}$ at REF pin; external clock, $\mathrm{fCLK}=2.0 \mathrm{MHz}$ with $50 \%$ duty cycle; $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted.)


## Multi-Range ( $\pm 4 \mathrm{~V}, \pm 2 \mathrm{~V},+4 \mathrm{~V},+2 \mathrm{~V}$ ), +5V Supply, 12-Bit DAS with 8+4 Bus Interface

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER REQUIREMENTS |  |  |  |  |  |  |
| Supply Voltage | VDD |  |  | 4.75 | 5.25 | V |
| Supply Current | IDD | Normal mode, bipolar ranges |  |  | 18 | mA |
|  |  | Normal mode, unipolar ranges |  |  | $6 \quad 10$ |  |
|  |  | Standby power-down (STBYPD) |  |  | 700850 | $\mu \mathrm{A}$ |
|  |  | Full power-down mode (FULLPD) (Note 7) |  |  | 60120 |  |
| Power-Supply Rejection Ratio (Note 8) | PSRR | External reference $=4.096 \mathrm{~V}$ |  |  | $\pm 1 / 2$ | LSB |
|  |  | Internal reference |  | $\pm 1 / 2$ |  |  |
| TIMING |  |  |  |  |  |  |
| Internal Clock Frequency | fCLK | CcLK $=100 \mathrm{pF}$ |  | $1.25$ | 1.56 | MHz |
| External Clock Frequency Range | fCLK |  |  | 0.1 |  | MHz |
| Acquisition Time | tACQI | Internal acquisition | External CLK | 3.0 |  | $\mu \mathrm{s}$ |
|  |  |  | Internal CLK | 3.0 | 5.0 |  |
|  | tacQe | External acquisition (Note 9) |  | 3.0 |  |  |
|  |  | After FULLPD or STBYPD |  | 5 |  |  |
| Conversion Time | tconv | External CLK |  | 6.0 |  | $\mu \mathrm{s}$ |
|  |  | Internal CLK, CCLK $=100 \mathrm{pF}$ |  | 6.0 | 7.710 .0 |  |
| Throughput Rate |  | External CLK |  |  | 100 | ksps |
|  |  | Internal CLK, CCLK $=100 \mathrm{pF}$ |  | 62 |  |  |
| Bandgap Reference Start-Up Time |  | Power-up (Note 10) |  | 200 |  | $\mu \mathrm{s}$ |
| Reference Buffer Settling |  | To 0.1 mV , REF bypass capacitor fully discharged | $\mathrm{C}_{\text {REF }}=4.7 \mu \mathrm{~F}$ | 8 |  | ms |
|  |  |  | CreF $=33 \mu \mathrm{~F}$ | 60 |  |  |
| DIGITAL INPUTS (D7-D0, CLK, $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{CS}}, \mathrm{HBEN}, \overline{\text { SHDN }}$ ) (Note 11) |  |  |  |  |  |  |
| Input High Voltage | VINH |  |  | 2.4 |  | V |
| Input Low Voltage | VINL |  |  |  | 0.8 | V |
| Input Leakage Current | IIN | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Input Capacitance | CIN | (Note 5) |  |  | 15 | pF |
| DIGITAL OUTPUTS (D7-D4, D3/D11, D2/D10, D1/D9, D0/D8, INT) |  |  |  |  |  |  |
| Output Low Voltage | VOL | $\mathrm{V}_{\mathrm{DD}}=4.75 \mathrm{~V}$, I IINK $=1.6 \mathrm{~mA}$ |  | $\begin{array}{ll} \\ \\ V & 0.4\end{array}$ |  | V |
| Output High Voltage | V OH | $\mathrm{V}_{\mathrm{DD}}=4.75 \mathrm{~V}$, ISOURCE $=1 \mathrm{~mA}$ |  |  |  | V |
| Three-State Output Capacitance | Cout | (Note 5) |  |  | 15 | pF |

# Multi-Range ( $\pm 4 V, \pm 2 V,+4 V,+2 V$ ), +5V Supply, 12-Bit DAS with 8+4 Bus Interface 

## TIMING CHARACTERISTICS

( $\mathrm{V} D \mathrm{DD}=5 \mathrm{~V} \pm 5 \%$; unipolar/bipolar range; external reference mode, $\mathrm{V}_{\mathrm{REF}}=4.096 \mathrm{~V} ; 4.7 \mu \mathrm{~F}$ at REF pin; external clock, f ; $\mathrm{KK}=2.0 \mathrm{MHz}$ with $50 \%$ duty cycle; $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { CS Pulse Width }}$ | tcs |  | 80 |  | ns |
| $\overline{\text { WR Pulse Width }}$ | tWR |  | 80 |  | ns |
| $\overline{\mathrm{CS}}$ to WR Setup Time | tcsws |  | 0 |  | ns |
| $\overline{\mathrm{CS}}$ to WR Hold Time | tcswh |  | 0 |  | ns |
| $\overline{\mathrm{CS}}$ to $\overline{\mathrm{RD}}$ Setup Time | tcSRS |  | 0 |  | ns |
| $\overline{\mathrm{CS}}$ to $\overline{\mathrm{RD}}$ Hold Time | tCSRH |  | 0 |  | ns |
| CLK to WR Setup Time | tcws |  |  | 100 | ns |
| CLK to WR Hold Time | tcwh |  |  | 50 | ns |
| Data Valid to WR Setup | tDs |  | 60 |  | ns |
| Data Valid to WR Hold | tDH |  | 0 |  | ns |
| $\overline{\mathrm{RD}}$ Low to Output Data Valid | tDo | Figure 2, $\mathrm{CL}_{\mathrm{L}}=100 \mathrm{pF}$ (Note 12) |  | 120 | ns |
| HBEN High or HBEN Low to Output Valid | tDO1 | Figure 2, CL= 100pF (Note 12) |  | 120 | ns |
| $\overline{\mathrm{RD}}$ High to Output Disable | tTR | (Note 13) |  | 70 | ns |
| $\overline{\mathrm{RD}}$ Low to INT High Delay | tinT1 |  |  | 120 | ns |

Note 1: Accuracy specifications tested at $V_{D D}=5.0 \mathrm{~V}$. Performance at power-supply tolerance limits guaranteed by Power-Supply Rejection test. Tested for the $\pm 4.096 \mathrm{~V}$ input range.
Note 2: External reference: $V_{\text {REF }}=4.096 \mathrm{~V}$, offset error nulled, ideal last code transition $=\mathrm{FS}-3 / 2 \mathrm{LSB}$.
Note 3: Ground "on" channel; sine wave applied to all "off" channels.
Note 4: Maximum full-power input frequency for 1 LSB error with 10 ns jitter $=3 \mathrm{kHz}$.
Note 5: Guaranteed by design. Not tested.
Note 6: Use static loads only.
Note 7: Tested using internal reference.
Note 8: PSRR measured at full-scale. VDD $=4.75 \mathrm{~V}$ to 5.25 V .
Note 9: External acquisition timing: starts at rising edge of $\overline{W R}$ with control bit ACQMOD = low; ends at rising edge of WR with ACQMOD = high.
Note 10: Not subject to production testing. Provided for design guidance only.
Note 11: All input control signals specified with $t_{R}=t_{F}=5 \mathrm{~ns}$ from a voltage level of 0.8 V to 2.4 V .
Note 12: tDO and tDO1 are measured with the load circuits of Figure 2 and defined as the time required for an output to cross 0.8 V or 2.4 V .
Note 13: $\operatorname{tTR}$ is defined as the time required for the data lines to change by 0.5 V .

## Multi-Range ( $\pm 4 \mathrm{~V}, \pm 2 \mathrm{~V},+4 \mathrm{~V},+2 \mathrm{~V}$ ), +5V Supply, 12-Bit DAS with 8+4 Bus Interface



# Multi-Range ( $\pm 4 \mathrm{~V}, \pm 2 \mathrm{~V},+4 \mathrm{~V}, \mathrm{+2V}$ ), +5V Supply, 12-Bit DAS with 8+4 Bus Interface 

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | CLK | Clock Input. In external clock mode, drive CLK with a TTL/CMOS compatible clock. In internal clock mode, place a capacitor (CCLK) from this pin to ground to set the internal clock frequency; fCLK $=1.56 \mathrm{MHz}$ typical with CCLK $=100 \mathrm{pF}$. |
| 2 | $\overline{\text { CS }}$ | Chip Select, active low. |
| 3 | $\overline{W R}$ | When $\overline{\mathrm{CS}}$ is low, in the internal acquisition mode, a rising edge on WRlatches in configuration data and starts an acquisition plus a conversion cycle. When $\overline{\mathrm{CS}}$ is low, in the external acquisition mode, the first rising edge on <br>  |
| 4 | $\overline{\mathrm{RD}}$ | When $\overline{\mathrm{CS}}$ is low, a falling edge on $\overline{\mathrm{RD}}$ will enable a read operation on the data bus. |
| 5 | HBEN | Used to multiplex the 12-bit conversion result. When high, the 4 MSBs are multiplexed on the data bus; when low, the 8 LSBs are available on the bus. |
| 6 | $\overline{\text { SHDN }}$ | Shutdown. Puts the device into full power-down (FULLPD) mode when pulled low. |
| 7-10 | D7-D4 | Three-State Digital I/O |
| 11 | D3/D11 | Three-State Digital I/O. D3 output (HBEN = low), D11 output (HBEN = high). |
| 12 | D2/D10 | Three-State Digital I/O. D2 output (HBEN = low), D10 output (HBEN = high). |
| 13 | D1/D9 | Three-State Digital I/O. D1 output (HBEN = low), D9 output (HBEN = high). |
| 14 | D0/D8 | Three-State Digital I/O. D0 output (HBEN = low), D8 output (HBEN = high). D0 = LSB. |
| 15 | AGND | Analog Ground |
| 16-23 | CH0-CH7 | Analog Input Channels |
| 24 | $\overline{\text { INT }}$ | $\overline{\mathrm{NT}}$ goes low when conversion is complete and output data is ready. |
| 25 | REFADJ | Bandgap Voltage-Reference Output / External Adjust Pin. Bypass with a $0.01 \mu \mathrm{~F}$ capacitor to AGND. Connect to VDD when using an external reference at the REF pin. |
| 26 | REF | Reference Buffer Output / ADC Reference Input. In internal reference mode, the reference buffer provides a 4.096 V nominal output, externally adjustable at REFADJ. In external reference mode, disable the internal buffer by pulling REFADJ to $V_{D D}$. |
| 27 | VDD | +5V Supply. Bypass with $0.1 \mu \mathrm{~F}$ capacitor to AGND. |
| 28 | DGND | Digital Ground |



Figure 1. Reference-Adjust Circuit


Figure 2. Load Circuits for Enable Time

# Multi-Range ( $\pm 4 \mathrm{~V}, \pm 2 \mathrm{~V},+4 \mathrm{~V},+2 \mathrm{~V}$ ), +5V Supply, 12-Bit DAS with 8+4 Bus Interface 



## Detailed Description <br> Converter Operation

The MAX199, a multi-range, fault-tolerant ADC, uses successive approximation and internal input track/hold (T/H) circuitry to convert an analog signal to a 12 -bit digital output. The parallel-output format provides easy interface to microprocessors ( $\mu \mathrm{Ps}$ ). Figure 3 shows the MAX199 in its simplest operational configuration.

## Analog-Input Track/Hold

In the internal acquisition control mode (control bit D5 set to 0 ), the T/H enters its tracking mode on WR's rising edge, and enters its hold mode when the internally timed ( 6 clock cycles) acquisition interval ends. In bipolar mode, a low-impedance input source, which settles in less than $1.5 \mu \mathrm{~s}$, is required to maintain conversion accuracy at the maximum conversion rate.
When configured for unipolar mode, the input does not need to be driven from a low-impedance source. The acquisition time ( $\mathrm{taZ}_{\mathrm{A}}$ ) is a function of the source output resistance (Rs), the channel input resistance (RiN), and the $\mathrm{T} / \mathrm{H}$ capacitance.
Acquisition time is calculated by:
For $0 V$ to VREF: $t_{A Z}=9 \times($ RS + RIN $) \times 16 p F$
For $0 V$ to $V_{R E F} / 2:$ taZ $=9 \times(R S+$ RiN $) \times 32 p F$


Figure 3. Operational Diagram
where $\operatorname{RiN}=7 \mathrm{k} \Omega$, and tAZ is never less than $2 \mu \mathrm{~s}$ ( 0 V to $V_{\text {REF }}$ range) or $3 \mu \mathrm{~S}$ ( 0 V to $\mathrm{V}_{\text {REF/2 }}$ range).
In the external acquisition control mode ( $\mathrm{D} 5=1$ ), the $\mathrm{T} / \mathrm{H}$ enters its tracking mode on the first WR rising edge and enters its hold mode when it detects the second WR rising edge with $\mathrm{D} 5=0$. See the External Acquisition section.

## Input Bandwidth

The ADC's input tracking circuitry has a 5 MHz smallsignal bandwidth. When using the internal acquisition mode with an external clock frequency of 2 MHz , a 100ksps throughput rate can be achieved. It is possible to digitize high-speed transient events and measure periodic signals with bandwidths exceeding the ADC's sampling rate by using undersampling techniques. To avoid high-frequency signals being aliased into the frequency band of interest, anti-alias filtering is recommended (MAX274/MAX275 continuous-time filters).

Input Range and Protection Figure 4 shows the equivalent input circuit. The MAX199 can be programmed for input ranges of $\pm \mathrm{V}_{\text {REF }} \pm \mathrm{V}_{\text {REF/2 }}$, OV to $\mathrm{V}_{\text {REF, }}$ or 0 V to $\mathrm{V}_{\mathrm{REF} / 2}$ by setting the appropriate control bits (D3, D4) in the control byte (see Tables 1 and 2). When an external reference is applied at REFADJ, the voltage at REF is given by VREF $=1.6384 \times$ VREFADJ ( 2.4 V $<V_{\text {REF }}<4.18 \mathrm{~V}$ ).


Figure 4. Equivalent Input Circuit

# Multi-Range ( $\pm 4 \mathrm{~V}, \pm 2 \mathrm{~V},+4 \mathrm{~V},+2 \mathrm{~V}$ ), +5V Supply, 12-Bit DAS with 8+4 Bus Interface 

The input channels are overvoltage protected to $\pm 16.5 \mathrm{~V}$. This protection is active even if the device is in power-down mode.
Even with VDD $=0 \mathrm{~V}$, the input resistive network provides current-limiting that adequately protects the device.

Digital Interface Input data (control byte) and output data are multiplexed on a three-state parallel interface. This parallel I/O can easily be interfaced with a $\mu \mathrm{P} . \overline{\mathrm{CS}}, \overline{\mathrm{WR}}$, and $\overline{\mathrm{RD}}$ control the write and read operations. $\overline{\mathrm{CS}}$ is the standard chipselect signal, which enables a $\mu \mathrm{P}$ to address the MAX199 as an I/O port. When high, it disables the $\overline{W R}$ and $\overline{R D}$ inputs and forces the interface into a high- Z state.

## Input Format

The control byte is latched into the device, on pins D7-D0, during a write cycle. Table 1 shows the controlbyte format.

Output Data Format
The output data format is binary in unipolar mode and twos-complement binary in bipolar mode. When reading the output data, $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ must be low. When HBEN is low, the lower eight bits are read. When HBEN is high, the upper four MSBs are available and the output data bits D4-D7 are either set low (in unipolar mode) or set to the value of the MSB (in bipolar mode) (Table 5).

Table 1. Control-Byte Format

| D7 (MSB) | D6 | D5 | D4 | D3 | D2 | D1 | D0 (LSB) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PD1 | PD0 | ACQMOD | RNG | BIP | A2 | A1 | A0 |


| BIT | NAME |  |
| :---: | :---: | :--- |
| 7,6 | PD1, PD0 | These two bits select the clock and power-down modes (Table 3). |
| 5 | ACQMOD | $0=$ internally controlled acquisition (6 clock cycles), $1=$ externally controlled acquisition |
| 4 | RNG | Selects the full-scale voltage magnitude at the input (Table 2). |
| 3 | BIP | Selects unipolar or bipolar conversion mode (Table 2). |
| $2,1,0$ | A2, A1, A0 | These are address bits for the input mux to select the "on" channel (Table 4). |

Table 2. Range and Polarity Selection

| BIP | RNG | INPUT RANGE (V) |
| :---: | :---: | :---: |
| 0 | 0 | 0 to $V_{\text {REF/2 }}$ |
| 0 | 1 | 0 to $V_{\text {REF }}$ |
| 1 | 0 | $\pm V_{\text {REF/2 }}$ |
| 1 | 1 | $\pm V_{R E F}$ |

Table 3. Clock and Power-Down Selection

| PD1 | PD0 | DEVICE MODE |
| :---: | :---: | :--- |
| 0 | 0 | Normal Operation / External Clock Mode |
| 0 | 1 | Normal Operation / Internal Clock Mode |
| 1 | 0 | Standby Power-Down (STBYPD); clock mode <br> is unaffected |
| 1 | 1 | Full Power-Down (FULLPD); clock mode is <br> unaffected |

## Table 4. Channel Selection

| A2 | A1 | A0 | CH0 | CH1 | CH2 | CH3 | CH4 | CH5 | CH6 | CH7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $*$ |  |  |  |  |  |  |  |
| 0 | 0 | 1 |  | $*$ |  |  |  |  |  |  |
| 0 | 1 | 0 |  |  | $*$ |  |  |  |  |  |
| 0 | 1 | 1 |  |  |  | $*$ |  |  |  |  |
| 1 | 0 | 0 |  |  |  |  | $*$ |  |  |  |
| 1 | 0 | 1 |  |  |  |  |  | $*$ |  |  |
| 1 | 1 | 0 |  |  |  |  |  |  | $*$ |  |
| 1 | 1 | 1 |  |  |  |  |  |  |  | $*$ |

## Multi-Range ( $\pm 4 \mathrm{~V}, \pm 2 \mathrm{~V},+4 \mathrm{~V},+2 \mathrm{~V}$ ), +5V Supply, 12-Bit DAS with 8+4 Bus Interface



Table 5. Data-Bus Output

| PIN | HBEN $=$ LOW | HBEN $=$ HIGH |
| :---: | :---: | :--- |
| D 0 | $\mathrm{~B} 0(\mathrm{LSB})$ | B 8 |
| D 1 | B 1 | B 9 |
| D 2 | B 2 | B 10 |
| D 3 | B 3 | $\mathrm{~B} 11(\mathrm{MSB})$ |
| D 4 | B 4 | $\mathrm{~B} 11(\mathrm{BIP}=1) / 0(\mathrm{BIP}=0)$ |
| D 5 | B 5 | $\mathrm{~B} 11(\mathrm{BIP}=1) / 0(\mathrm{BIP}=0)$ |
| D 6 | B 6 | $\mathrm{~B} 11(\mathrm{BIP}=1) / 0(\mathrm{BIP}=0)$ |
| D 7 | B 7 | $\mathrm{~B} 11(\mathrm{BIP}=1) / 0(\mathrm{BIP}=0)$ |

How to Start a Conversion Conversions are initiated with a write operation, which selects the mux channel and configures the MAX199 for either unipolar or bipolar input range. A write pulse (WR $+\overline{\mathrm{CS}})$ can either start an acquisition interval or initiate a combined acquisition plus conversion. The sampling interval occurs at the end of the acquisition interval. The ACQMOD bit in the input control byte offers two options for acquiring the signal: internal or external. The conversion period lasts for 12 clock cycles in either internal or external clock or acquisition mode.

Writing a new control byte during the conversion cycle will abort the conversion in progress and start a new acquisition interval.

Internal Acquisition
Select internal acquisition by writing the control byte with the ACQMOD bit cleared ( $\mathrm{ACQMOD}=0$ ). This causes the write pulse to initiate an acquisition interval whose duration is internally timed. Conversion starts when this six-clock-cycle acquisition interval ( $3 \mu \mathrm{~s}$ with $\mathrm{f}_{\mathrm{CLK}}=2 \mathrm{MHz}$ ) ends. See Figure 5.

## External Acquisition

Use the external acquisition timing mode for precise control of the sampling aperture and/or independent control of acquisition and conversion times. The user controls acquisition and start-of-conversion with two separate write pulses. The first pulse, written with $\operatorname{ACQMOD}=1$, starts an acquisition interval of indeterminate length. The second write pulse, written with $\operatorname{ACQMOD}=0$, terminates acquisition and starts conversion on WR's rising edge (Figure 6). However, if the second control byte contains ACQMOD = 1 , an indefinite acquisition interval is restarted.
The address bits for the input mux must have the same values on the first and second write pulses. Powerdown mode bits (PDO, PD1) can assume new values on the second write pulse (see Power-Down Mode).


Figure 5. Conversion Timing Using Internal Acquisition Mode

# Multi-Range ( $\pm 4 V, \pm 2 V,+4 V,+2 V)$, +5V Supply, 12-Bit DAS with 8+4 Bus Interface 



Figure 6. Conversion Timing Using External Acquisition Mode

How to Read a Conversion
A standard interrupt signal, INT, is provided to allow the device to flag the $\mu \mathrm{P}$ when the conversion has ended and a valid result is available. INT goes low when the conversion is complete and the output data is ready (Figures 5 and 6 ). It returns high on the first read cycle or if a new control byte is written.

Clock Modes
The MAX199 operates with either an internal or an external clock. Control bits (D6, D7) select either internal or external clock mode. Once the desired clock mode is selected, changing these bits to program power-down will not affect the clock mode. In each mode, internal or external acquisition can be used. At power-up, the MAX199 defaults to external clock mode.

## Internal Clock Mode

 Select internal clock mode to free the $\mu \mathrm{P}$ from the burden of running the SAR conversion clock. To select this mode, write the control byte with $\mathrm{D} 7=0$ and $\mathrm{D} 6=1$. A 100pF capacitor between the CLK pin and ground sets this frequency to 1.56 MHz nominal. Figure 7shows a linear relationship between the internal clock period and the value of the external capacitor used.


Figure 7. Internal Clock Period vs. Clock Pin Capacitance

## Multi-Range ( $\pm 4 \mathrm{~V}, \pm 2 \mathrm{~V},+4 \mathrm{~V},+2 \mathrm{~V}$ ), +5V Supply, 12-Bit DAS with 8+4 Bus Interface

## External Clock Mode

Select external clock mode by writing the control byte with D7 $=0$ and $\mathrm{D} 6=0$. Figure 8 shows CLK and WR timing relationships in internal and external acquisition modes, with an external clock. A 100 kHz to 2.0 MHz
external clock with $45 \%$ to $55 \%$ duty cycle is required for proper operation. Operating at clock frequencies lower than 100 kHz will cause a voltage droop across the hold capacitor, and subsequently degrade performance.


Figure 8a. External Clock and $\overline{W R}$ Timing (Internal Acquisition Mode)


Figure 8b. External Clock and WR Timing (External Acquisition Mode)

## Multi-Range ( $\pm 4 V, \pm 2 V,+4 V,+2 V)$, +5V Supply, 12-Bit DAS with 8+4 Bus Interface

## Applications Information

Power-On Reset

At power-up, the internal power-supply circuitry sets INT high and puts the device in normal operation / external clock mode. This state is selected to keep the internal clock from loading the external clock driver when the part is used in external clock mode.

## Internal or External Reference

The MAX199 can operate with either an internal or external reference. An external reference can be connected to either the REF pin or to the REFADJ pin (Figure 9).
To use the REF input directly, disable the internal buffer by tying REFADJ to VDD. Using the REFADJ input eliminates the need to buffer the reference externally. When the reference is applied at REFADJ, bypass REFADJ with a $0.01 \mu \mathrm{~F}$ capacitor to AGND.
The REFADJ internal buffer gain is trimmed to 1.6384 to provide 4.096 V at the REF pin from a 2.5 V reference.

Internal Reference
The internally trimmed 2.50 V reference is gained through the REFADJ buffer to provide 4.096V at REF. Bypass the REF pin with a $4.7 \mu \mathrm{~F}$ capacitor to AGND and the REFADJ pin with a $0.01 \mu \mathrm{~F}$ capacitor to AGND. The internal reference voltage is adjustable to $\pm 1.5 \%$ ( $\pm 65$ LSBs) with the reference-adjust circuit of Figure 1.

External Reference
At REF and REFADJ, the input impedance is a minimum of $10 \mathrm{k} \Omega$ for DC currents. During conversions, an


Figure 9a. Internal Reference
external reference at REF must be able to deliver $400 \mu \mathrm{~A} D C$ load currents, and must have an output impedance of $10 \Omega$ or less. If the reference has higher input impedance or is noisy, bypass it close to the REF pin with a $4.7 \mu \mathrm{~F}$ capacitor to AGND.
With an external reference voltage of less than 4.096 V at the REF pin or less than 2.5 V at the REFADJ pin, the increase in the ratio of the RMS noise to the LSB value (FS / 4096) results in performance degradation (loss of effective bits).


Figure 9b. External Reference at REF


Figure 9c. The external reference at REFADJ overdrives the internal reference.

# Multi-Range ( $\pm 4 \mathrm{~V}, \pm 2 \mathrm{~V},+4 \mathrm{~V},+2 \mathrm{~V}$ ), +5V Supply, 12-Bit DAS with 8+4 Bus Interface 

To Power-Down Mode
To save power, you can put the converter into lowcurrent shutdown mode between conversions. Two programmable power-down modes are available, in addition to a hardware shutdown. Select STBYPD or FULLPD by programming PD0 and PD1 in the input control byte. When software power-down is asserted, it becomes effective only after the end of conversion. In all power-down modes, the interface remains active and conversion results may be read. Input overvoltage protection is active in all power-down modes. The device returns to normal operation on the first WR falling edge during a write operation.
For hardware-controlled (FULLPD) power-down, pull the SHDN pin low. When hardware shutdown is asserted, it becomes effective immediately and the conversion is aborted.

Choosing Power-Down Modes The bandgap reference and reference buffer remain active in STBYPD mode, maintaining the voltage on the $4.7 \mu \mathrm{~F}$ capacitor at the REF pin. This is a "DC" state that does not degrade after power-down of any duration. Therefore, you can use any sampling rate with this mode, without regard to start-up delays.


Figure 10. Unipolar Transfer Function

However, in FULLPD mode, only the bandgap reference is active. Connect a $33 \mu \mathrm{~F}$ capacitor between REF and AGND to maintain the reference voltage between conversion and to reduce transients when the buffer is enabled and disabled. Throughput rates down to 1 ksps can be achieved without allotting extra acquisition time for reference recovery prior to conversion. This allows a conversion to begin immediately after power-down ends. If the discharge of the REF capacitor during FULLPD exceeds the desired limits for accuracy (less than a fraction of an LSB), run a STBYPD power-down cycle prior to starting conversions. Take into account that the reference buffer recharges the bypass capacitor at an $80 \mathrm{mV} / \mathrm{ms}$ slew rate and add $50 \mu$ s for settling time. Throughput rates of 10ksps offer typical supply currents of $470 \mu \mathrm{~A}$, using the recommended $33 \mu \mathrm{~F}$ capacitor value.

Auto-Shutdown
Selecting STBYPD on every conversion automatically shuts the MAX199 down after each conversion without requiring any start-up time on the next conversion.


Figure 11. Bipolar Transfer Function

# Multi-Range ( $\pm 4 \mathrm{~V}, \pm 2 \mathrm{~V},+4 \mathrm{~V}, \mathrm{+2V}$ ), +5V Supply, 12-Bit DAS with 8+4 Bus Interface 

## Transfer Function

Output data coding for the MAX199 is binary in unipolar mode with 1LSB = (FS / 4096) and twos-complement binary in bipolar mode with $1 \mathrm{LSB}=[(2 \times|\mathrm{FS}|) / 4096]$. Code transitions occur halfway between successiveinteger LSB values. Figures 10 and 11 show the input/output (I/O) transfer functions for unipolar and bipolar operations, respectively.

Layout, Grounding, and Bypassing Careful printed circuit board layout is essential for best system performance. For best performance, use a ground plane. To reduce crosstalk and noise injection, keep analog and digital signals separate. Digital ground lines can run between digital signal lines to minimize interference. Connect analog grounds and DGND in a star configuration to AGND. For noise-free operation, ensure the ground return from AGND to the supply ground is low impedance and as short as possible. Connect the logic grounds directly to the supply ground. Bypass VDD with $0.1 \mu \mathrm{~F}$ and $4.7 \mu \mathrm{~F}$ capacitors to AGND to minimize high- and low-frequency fluctuations. If the supply is excessively noisy, connect a $5 \Omega$ resistor between the supply and VDD, as shown in Figure 12.

_Ordering Information (continued)

| PART | TEMP. RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX199AENI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 Narrow Plastic DIP |
| MAX199BENI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 Narrow Plastic DIP |
| MAX199AEWI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 Wide SO |
| MAX199BEWI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 Wide SO |
| MAX199AEAI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 SSOP |
| MAX199BEAI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 SSOP |
| MAX199AMYI | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28 Narrow Ceramic SB ${ }^{* *}$ |
| MAX199BMYI | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28 Narrow Ceramic SB** |

** Contact factory for availability and processing to MIL-STD-883.
Chip Topography


TRANSISTOR COUNT: 2956
SUBSTRATE CONNECTED TO GND

Figure 12. Power-Supply Grounding Connection

## Multi-Range ( $\pm 4 \mathrm{~V}, \pm 2 \mathrm{~V},+4 \mathrm{~V},+2 \mathrm{~V}$ ),

 +5V Supply, 12-Bit DAS with 8+4 Bus Interface

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

