


## CY7C09349AV CY7C09359AV

# 3.3V 4K/8K x 18 Synchronous Dual-Port Static RAM

#### **Features**

- True dual-ported memory cells which allow simultaneous access of the same memory location
- · Two Flow-Through/Pipelined devices
  - 4K x 18 organization (CY7C09349AV)
  - -8K x 18 organization (CY7C09359AV)
- Three Modes
  - Flow-Through
  - Pipelined
  - Burst
- Pipelined output mode on both ports allows fast 83-MHz operation
- 0.35-micron CMOS for optimum speed/power

- High-speed clock to data access 9 and 12 ns (max.)
- 3.3V Low operating power
  - Active = 135 mA (typical)
  - Standby = 10 μA (typical)
- · Fully synchronous interface for easier operation
- · Burst counters increment addresses internally
  - Shorten cycle times
  - Minimize bus noise
  - Supported in Flow-Through and Pipelined modes
- Dual Chip Enables for easy depth expansion
- Upper and lower byte controls for bus matching
- Automatic power-down
- Commercial and Industrial temperature ranges
- Available in 100-pin TQFP



#### Notes:

A<sub>0</sub>-A<sub>11</sub> for 4K; A<sub>0</sub>-A<sub>12</sub> for 8K devices.





#### **Functional Description**

The CY7C09349AV and CY7C09359AV are high-speed 3.3V synchronous CMOS 4K and 8K x 18 dual-port static RAMs. Two ports are provided, permitting independent, simultaneous access for reads and writes to any location in memory. [2] Registers on control, address, and data lines allow for minimal setup and hold times. In pipelined output mode, data is registered for decreased cycle time. Clock to data valid  $t_{CD2} = 9$  ns (pipelined). Flow-through mode can also be used to bypass the pipelined output register to eliminate access latency. In flow-through mode data will be available  $t_{CD1} = 18$  ns after the address is clocked into the device. Pipelined output or flow-through mode is selected via the  $\overline{FT}$ /Pipe pin.

Each port contains a burst counter on the input address register. The internal write pulse width is independent of the LOW-to-HIGH transition of the clock signal. The internal write pulse is self-timed to allow the shortest possible cycle times.

A HIGH on  $\overline{\text{CE}}_0$  or LOW on  $\text{CE}_1$  for one clock cycle will power down the internal circuitry to reduce the static power consumption. The use of multiple Chip Enables allows easier banking of multiple chips for depth expansion configurations. In the pipelined mode, one cycle is required with  $\overline{\text{CE}}_0$  LOW and  $\text{CE}_1$  HIGH to reactivate the outputs.

Counter enable inputs are provided to stall the operation of the address input and utilize the internal address generated by the internal counter for fast interleaved memory applications. A port's burst counter is loaded with the port's Address Strobe (ADS). When the port's Count Enable (CNTEN) is asserted, the address counter will increment on each LOW-to-HIGH transition of that port's clock signal. This will read/write one word from/into each successive address location until CNTEN is deasserted. The counter can address the entire memory array and will loop back to the start. Counter Reset (CNTRST) is used to reset the burst counter.

All parts are available in 100-pin Thin Quad Plastic Flatpack (TQFP) packages.


#### Note:

2. When simultaneously writing to the same location, final value cannot be guaranteed.



### **Pin Configuration**

#### 100-Pin TQFP (Top View)



### **Selection Guide**

	CY7C09349AV CY7C09359AV -9	CY7C09349AV CY7C09359AV -12
f <sub>MAX2</sub> (MHz) (Pipelined)	67	50
Max Access Time (ns) (Clock to Data, Pipelined)	9	12
Typical Operating Current I <sub>CC</sub> (mA)	135	115
Typical Standby Current for I <sub>SB1</sub> (mA) (Both Ports TTL Level)	20	20
Typical Standby Current for I <sub>SB3</sub> (μA) (Both Ports CMOS Level)	10 μΑ	10 μΑ

Shaded areas contain advance information.

#### Note:

3. This pin is NC for CY7C09349AV.



### **Pin Definitions**

Left Port	Right Port	Description				
A <sub>0L</sub> -A <sub>12L</sub>	A <sub>0R</sub> -A <sub>12R</sub>	Address Inputs (A <sub>0</sub> -A <sub>11</sub> for 4K, A <sub>0</sub> -A <sub>12</sub> for 8K devices).				
ADS <sub>L</sub>	ADS <sub>R</sub>	Address Strobe Input. Used as an address qualifier. This signal should be asserted LOW during normal read or write transactions. Asserting this signal LOW also loads the burst address counter with data present on the I/O pins.				
CE <sub>0L</sub> ,CE <sub>1L</sub>	CE <sub>0R</sub> ,CE <sub>1R</sub>	Chip Enable Input. To select either the left or right port, both $\overline{\text{CE}}_0$ AND $\text{CE}_1$ must be asserted to their active states ( $\overline{\text{CE}}_0 \leq \text{V}_{\text{IL}}$ and $\text{CE}_1 \geq \text{V}_{\text{IH}}$ ).				
CLK <sub>L</sub>	CLK <sub>R</sub>	Clock Signal. This input can be free running or strobed. Maximum clock input rate is f <sub>MAX</sub> .				
CNTENL	CNTENR	Counter Enable Input. Asserting this signal LOW increments the burst address counter of its respective port on each rising edge of CLK. CNTEN is disabled if ADS or CNTRST are asserted LOW.				
CNTRSTL	CNTRST <sub>R</sub>	Counter Reset Input. Asserting this signal LOW resets the burst address counter of its respective port to zero. CNTRST is not disabled by asserting ADS or CNTEN.				
I/O <sub>0L</sub> –I/O <sub>17L</sub>	I/O <sub>0R</sub> -I/O <sub>17R</sub>	Data Bus Input/Output (I/O <sub>0</sub> -I/O <sub>15</sub> for x16 devices).				
LB <sub>L</sub>	LB <sub>R</sub>	Lower Byte Select Input. Asserting this signal LOW enables read and write operations to the lower byte ( $I/O_0$ – $I/O_8$ for x18, $I/O_0$ – $I/O_7$ for x16) of the memory array. For read operations both the LB and OE signals must be asserted to drive output data on the lower byte of the data pins.				
UB <sub>L</sub>	UB <sub>R</sub>	Upper Byte Select Input. Same function as LB, but to the upper byte (I/O <sub>8/9L</sub> -I/O <sub>15/17L</sub> ).				
OEL	OE <sub>R</sub>	Output Enable Input. This signal must be asserted LOW to enable the I/O data pins during read operations.				
R/W <sub>L</sub>	R/W <sub>R</sub>	Read/Write Enable Input. This signal is asserted LOW to write to the dual port memory array. For read operations, assert this pin HIGH.				
FT/PIPE <sub>L</sub>	FT/PIPE <sub>R</sub>	Flow-Through/Pipelined Select Input. For flow-through mode operation, assert this pin LOW. For pipelined mode operation, assert this pin HIGH.				
GND	•	Ground Input.				
NC		No Connect.				
V <sub>CC</sub>		Power Input.				

### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature –65°C to +150°C
Ambient Temperature with Power Applied–55°C to +125°C
Supply Voltage to Ground Potential0.5V to +4.6V
DC Voltage Applied to Outputs in High Z State0.5V to V <sub>CC</sub> +0.5V
DC Input Voltage0.5V to V <sub>CC</sub> +0.5V

Notes	
-------	--

<sup>4.</sup> Industrial parts are available in CY7C09359AV only.

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage	>2001V
Latch-Up Current	>200 mA

### **Operating Range**

Range	Ambient Temperature	v <sub>cc</sub>
Commercial	0°C to +70°C	$3.3\text{V} \pm 300 \text{ mV}$
Industrial <sup>[4]</sup>	-40°C to +85°C	3.3V ± 300 mV



### **Electrical Characteristics** Over the Operating Range

			CY7C09349AV CY7C09359AV						
			-9			-12			
Parameter	Description	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	
V <sub>OH</sub>	Output HIGH Voltage (V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 m	A)	2.4			2.4			V
V <sub>OL</sub>	Output LOW Voltage (V <sub>CC</sub> = Min., I <sub>OH</sub> = +4.0 m/	۹)			0.4			0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.0			2.0			V
V <sub>IL</sub>	Input LOW Voltage			0.8			0.8	V	
I <sub>OZ</sub>	Output Leakage Current				10	-10		10	μΑ
I <sub>CC</sub>	Operating Current (V <sub>CC</sub> = Max.,	Com'l.		135	230		115	180	mA
	I <sub>OUT</sub> = 0 mA) Outputs Disabled	Ind. <sup>[4]</sup>					155	250	mA
I <sub>SB1</sub>	Standby Current (Both Ports TTL	Com'l.		20	75		20	70	mA
	Level) <sup>[5]</sup> $\overline{CE}_L \& \overline{CE}_R \ge V_{IH}$ , $f = f_{MAX}$	Ind. <sup>[4]</sup>					30	80	mA
I <sub>SB2</sub>	Standby Current (One Port TTL Level)[5] CEL	Com'l.		95	155		85	140	mA
	$CE_R \ge V_{IH}$ , $f = f_{MAX}$	Ind. <sup>[4]</sup>					95	150	mA
I <sub>SB3</sub>	Standby Current (Both Ports CMOS	Com'l.		10	500		10	500	μΑ
	Level) <sup>[5]</sup> $\overline{CE}_L$ & $\overline{CE}_R \ge V_{CC} - 0.2V$ , f = 0	Ind. <sup>[4]</sup>			•		10	500	μΑ
I <sub>SB4</sub>	Standby Current (One Port CMOS Level) <sup>[5]</sup> $CE_L \mid CE_R \ge V_{IH}$ , $f = f_{MAX}$	Com'l.		85	115		75	100	mA
	Level) <sup>toj</sup> CE <sub>L</sub>   CE <sub>R</sub> ≥ V <sub>IH</sub> , f = f <sub>MAX</sub>	Ind. <sup>[4]</sup>			•		85	110	mA

### Capacitance

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3V$	10	pF


Note:


5.  $\overline{CE}_L$  and  $\overline{CE}_R$  are internal signals. To select either the left or right port, both  $\overline{CE}_0$  AND  $CE_1$  must be asserted to their active states ( $\overline{CE}_0 \le V_{IL}$  and  $CE_1 \ge V_{IH}$ ).

3.3V



### **AC Test Loads**





(a) Normal Load (Load 1)

(b) Thévenin Equivalent (Load 1)

(c) Three-State Delay (Load 2) (Used for t<sub>CKLZ</sub>, t<sub>OLZ</sub>, & t<sub>OHZ</sub> including scope and jig)




### Switching Characteristics Over the Operating Range

				9349AV 9359AV		
		-	.9		1	
Parameter	Description	Min.	Max.	Min.	Max.	Unit
f <sub>MAX1</sub>	f <sub>Max</sub> Flow-Through		40		33	MHz
f <sub>MAX2</sub>	f <sub>Max</sub> Pipelined		67		50	MHz
t <sub>CYC1</sub>	Clock Cycle Time - Flow-Through	25		30		ns
t <sub>CYC2</sub>	Clock Cycle Time - Pipelined	15		20		ns
t <sub>CH1</sub>	Clock HIGH Time - Flow-Through	12		12		ns
t <sub>CL1</sub>	Clock LOW Time - Flow-Through	12		12		ns
t <sub>CH2</sub>	Clock HIGH Time - Pipelined	6		8		ns
t <sub>CL2</sub>	Clock LOW Time - Pipelined	6		8		ns
t <sub>R</sub>	Clock Rise Time		3		3	ns
t <sub>F</sub>	Clock Fall Time		3		3	ns
t <sub>SA</sub>	Address Set-up Time	4		4		ns
t <sub>HA</sub>	Address Hold Time	1		1		ns
t <sub>SC</sub>	Chip Enable Set-up Time	4		4		ns
t <sub>HC</sub>	Chip Enable Hold Time	1		1		ns
t <sub>SW</sub>	R/W Set-up Time	4		4		ns
t <sub>HW</sub>	R/W Hold Time	1		1		ns
t <sub>SD</sub>	Input Data Set-up Time	4		4		ns
t <sub>HD</sub>	Input Data Hold Time	1		1		ns
t <sub>SAD</sub>	ADS Set-up Time	4		4		ns
t <sub>HAD</sub>	ADS Hold Time	1		1		ns
t <sub>SCN</sub>	CNTEN Set-up Time	4		4		ns
t <sub>HCN</sub>	CNTEN Hold Time	1		1		ns
t <sub>SRST</sub>	CNTRST Set-up Time	4		4		ns
t <sub>HRST</sub>	CNTRST Hold Time	1		1		ns
t <sub>OE</sub>	Output Enable to Data Valid		10		12	ns
t <sub>OLZ</sub>	OE to Low Z	2		2		ns
t <sub>OHZ</sub>	OE to High Z	1	7	1	7	ns
t <sub>CD1</sub>	Clock to Data Valid - Flow-Through		20		25	ns
t <sub>CD2</sub>	Clock to Data Valid - Pipelined		9		12	ns
t <sub>DC</sub>	Data Output Hold After Clock HIGH	2		2		ns
t <sub>CKHZ</sub>	Clock HIGH to Output High Z	2	9	2	9	ns
t <sub>CKLZ</sub>	Clock HIGH to Output Low Z	2		2		ns
Port to Port D	elays					
t <sub>CWDD</sub>	Write Port Clock HIGH to Read Data Delay		40		40	ns
t <sub>CCS</sub>	Clock to Clock Set-up Time		15		15	ns
	1 2	i				_




### **Switching Waveforms**

Read Cycle for Flow-Through Output  $(\overline{\text{FT}}/\text{PIPE} = \text{V}_{\text{IL}})^{[6, 7, 8, 9]}$ 



### Read Cycle for Pipelined Operation (FT/PIPE = V<sub>IH</sub>)<sup>[6, 7, 8, 9]</sup>



- 6. 7.

- OE is asynchronously controlled: all other inputs are synchronous to the rising clock edge.


  ADS = V<sub>IL</sub>, CNTEN and CNTRST = V<sub>IH</sub>.

  The output is disabled (high-impedance state) by CE<sub>0</sub>=V<sub>IH</sub> or CE<sub>1</sub> = V<sub>IL</sub> following the next rising edge of the clock.


  Addresses do not have to be accessed sequentially since ADS = V<sub>IL</sub> constantly loads the address on the rising edge of the CLK. Numbers are for reference only.



Bank Select Pipelined Read<sup>[10, 11]</sup>



# Left Port Write to Flow-Through Right Port Read<sup>[12, 13, 14, 15]</sup>




- 10. In this depth expansion example, B1 represents Bank #1 and B2 is Bank #2. Each Bank consists of one Cypress dual-port device from this data sheet. <u>ADDRESS(B1)</u> = <u>ADDRESS(B2)</u>.
   11. UB, LB, OE and ADS = V<sub>IL</sub>; CE<sub>1(B1)</sub>, CE<sub>1(B2)</sub>, R/W, CNTEN, and CNTRST = V<sub>IH</sub>.


- 12. The same waveforms apply for a right port write to flow-through left port read.
  13. CE<sub>0</sub>, UB, LB, and ADS = V<sub>IL</sub>; CE<sub>1</sub>, CNTEN, and CNTRST = V<sub>IH</sub>.
  14. OE = V<sub>IL</sub> for the right port, which is being read from. OE = V<sub>IH</sub> for the left port, which is being written to.
- 15. It t<sub>CCS</sub> ≤ maximum specified, then data from right port READ is not valid until the maximum specified for t<sub>CWDD</sub>. If t<sub>CCS</sub>>maximum specified, then data is not valid until  $t_{CCS}$  +  $t_{CD1}$ .  $t_{CWDD}$  does not apply in this case.



Pipelined Read-to-Write-to-Read ( $\overline{OE} = V_{IL}$ )[9, 16, 17, 18]




Pipelined Read-to-Write-to-Read (OE Controlled)[9, 16, 17, 18]




 <sup>16.</sup> Output state (HIGH, LOW, or High-Impedance) is determined by the previous cycle control signals.
 17. CE<sub>0</sub> and ADS = V<sub>IL</sub>; CE<sub>1</sub>, CNTEN, and CNTRST = V<sub>IH</sub>.
 18. During "No operation," data in memory at the selected address may be corrupted and should be rewritten to ensure data integrity.



Flow-Through Read-to-Write-to-Read ( $\overline{OE} = V_{IL}$ )<sup>[7, 9, 17, 18]</sup>




Flow-Through Read-to-Write-to-Read (OE Controlled)<sup>[7, 9, 16, 17, 18]</sup>






Pipelined Read with Address Counter Advance<sup>[19]</sup>



Flow-Through Read with Address Counter Advance<sup>[19]</sup>




Note:

19.  $\overline{CE}_0$  and  $\overline{OE} = V_{IL}$ ;  $CE_1$ ,  $R/\overline{W}$  and  $\overline{CNTRST} = V_{IH}$ .



Write with Address Counter Advance (Flow-Through or Pipelined Outputs)  $[^{20,\ 21}]$ 




20.  $\overline{CE_0}$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{RW} = V_{IL}$ ;  $\overline{CE_1}$  and  $\overline{CNTRST} = V_{IH}$ .

21. The "Internal Address" is equal to the "External Address" when  $\overline{ADS} = V_{IL}$  and equals the counter output when  $\overline{ADS} = V_{IH}$ .



Counter Reset (Pipelined Outputs)<sup>[9, 16, 22, 23]</sup>



<sup>22.</sup>  $\overline{CE}_0$ ,  $\overline{UB}$ , and  $\overline{LB} = V_{|L|}$ ;  $\overline{CE}_1 = V_{|H|}$ .

23. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset.



### Read/Write and Enable Operation<sup>[24, 25, 26]</sup>

	Inputs Outputs					
OE	CLK	CE <sub>0</sub>	CE <sub>1</sub>	R/W	I/O <sub>0</sub> -I/O <sub>17</sub>	Operation
Х	7	Н	Х	Х	High-Z	Deselected <sup>[27]</sup>
Х	4	Х	L	Х	High-Z	Deselected <sup>[27]</sup>
Х	4	L	Н	L	D <sub>IN</sub>	Write
L	4	L	Н	Н	D <sub>OUT</sub>	Read <sup>[27]</sup>
Н	Х	Ĺ	Н	Х	High-Z	Outputs Disabled

### Address Counter Control Operation<sup>[24, 28, 29, 30]</sup>

Address	Previous Address	CLK	ADS	CNTEN	CNTRST	I/O	Mode	Operation
Х	Х		Х	Х	L	D <sub>out(0)</sub>	Reset	Counter Reset to Address 0
A <sub>n</sub>	Х	7	L	Х	Н	D <sub>out(n)</sub>	Load	Address Load into Counter
Х	A <sub>n</sub>	٦	Н	Н	Н	D <sub>out(n)</sub>	Hold	External Address Blocked—Counter Disabled
Х	A <sub>n</sub>	7	Н	L	Н	D <sub>out(n+1)</sub>	Increment	Counter Enabled—Internal Address Generation

- Notes:

  24. "X" = "Don't Care," "H" = V<sub>IH</sub>, "L" = V<sub>IL</sub>.

  25. ADS, CNTEN, CNTRST = "Don't Care."

  26. OE is an asynchronous input signal.

  27. When CE changes state In the pipelined mode, deselection and read happen in the following clock cycle.

  28. CE<sub>0</sub> and OE = V<sub>IL</sub>: CE<sub>1</sub> and R/W = V<sub>IH</sub>.

  29. Data shown for flow-through mode; pipelined mode output will be delayed by one cycle.

  30. Counter operation is independent of CE<sub>0</sub> and CE<sub>1</sub>.



### **Ordering Information**

### 4K x18 3.3V Synchronous Dual-Port SRAM

Speed (ns)	Package Ordering Code Name			
9	CY7C09349AV-9AC	A100	100-Pin Thin Quad Flat Pack	Commercial
12	CY7C09349AV-12AC	A100	100-Pin Thin Quad Flat Pack	Commercial

#### 8K x18 3.3V Synchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
9	CY7C09359AV-9AC	A100	100-Pin Thin Quad Flat Pack	Commercial
12	CY7C09359AV-12AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C09359AV-12AI	A100	100-Pin Thin Quad Flat Pack	Industrial

Document #: 38—00840-A

Package Diagram

#### 100-Pin Thin Plastic Quad Flat Pack (TQFP) A100

