

# INSTRUMENTS

Data sheet acquired from Harris Semiconductor SCHS034

# CMOS Presettable Up/Down Counter

Binary or BCD-Decade

High-Voltage Types (20-Volt Rating)

■ CD4029B consists of a four-stage binary or BCD-decade up/down counter with provisions for look-ahead carry in both counting modes. The inputs consist of a single CLOCK, CARRY-IN (CLOCK EN-ABLE), BINARY/DECADE, UP/DOWN, PRE-SET ENABLE, and four individual JAM signals. Q1, Q2, Q3, Q4 and a CARRY OUT signal are provided as outputs.

A high PRESET ENABLE signal allows information on the JAM INPUTS to preset the counter to any state asynchronously with the clock. A low on each JAM line, when the PRESET-ENABLE signal is high, resets the counter to its zero count. The counter is advanced one count at the positive transition of the clock when the CARRY-IN and PRE-SET ENABLE signals are low. Advancement is inhibited when the CARRY-IN or PRESET ENABLE signals are high. The CARRY OUT signal is normally high and goes low when the counter reaches its maximum count in the UP mode or the minimum count in the DOWN mode provided the CARRY-IN signal is low. The CARRY-IN signal in the low state can thus be considered a CLOCK ENABLE. The CARRY-IN terminal must be connected to  $\mathsf{V}_{SS}$  when not in use.

Binary counting is accomplished when the BINARY/DECADE input is high; the counter counts in the decade mode when the BI-NARY/DECADE input is low. The counter counts up when the UP/DOWN input is high, and down when the UP/DOWN input is low. Multiple packages can be connected in either a parallel-clocking or a rippleclocking arrangement as shown in Fig. 17.

Parallel clocking provides synchronous control and hence faster response from all counting outputs. Ripple-clocking allows for longer clock input rise and fall times.

The CD4029B-series types are supplied in 16-lead ceramic dual-in-line plastic packages (Esuffix), and in chip form (H suffix).

### CD4029B Terminal Diagram



### Features:

- Medium-speed operation . . . 8 MHz (typ.)
   © C<sub>L</sub> = 50 pF and V<sub>DD</sub>-V<sub>SS</sub> = 10 V
- Multi-package parallel clocking for synchronous high speed output response or ripple clocking for slow clock input rise and fall times
- "Preset Enable" and individual "Jam" inputs provided

捷多邦,


1,21

专业PCB打样工厂

- Binary or decade up/down counting
- BCD outputs in decade mode
- 100% tested for quiescent current at 20 V
- = 5-V, 10-V, and 15-V parametric ratings
- Standardized, symmetrical output characteristics
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25<sup>o</sup>C
- Noise margin (over full package-temperature range)
  - 1 V at V<sub>DD</sub> = 5 V
  - 2 V at VDD = 10 V
  - 2.5 V at VDD = 15 V
- Meets all requirements of JEDEC Tentative Standard No. 138, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:

- Programmable binary and decade counting/frequency synthesizers-BCD output
- Analog to digital and digital to analog conversion
- Up/Down binary counting
- Magnitude and sign generation
- Up/Down decade counting
- Difference counting



,24小时加急出货

CD4029B Types


<b>RECOMMENDED OPERATING CONDITIONS at <math>T_A = 25^{\circ}C</math>, Except as Noted. For maximum</b>
reliability, nominal operating conditions should be selected so that operation is always within the
following ranges:


CHARACTERISTIC	VDD	LIMITS		UNITS	
475 <sup>0</sup>	(V)	Min.	Max.	0.0.10	
Supply-Voltage Range (For T <sub>A</sub> = Full Package- Temperature Range)		3	18	v	
Setup Time t <sub>SU</sub> : Càrry-In	5 10 15	200 70 60		1	
U/D or B/D	5 10 15	340 140 100	-	កទ	
Clock Pulse Width, tw	5 10 15	180 90 60			
Preset Enable Pulse Width, t <sub>W</sub>	5 10 15	130 70 50	- - -		
Clock Input Frequency, f <sub>CL</sub>	5 10 15	- - -	2 4 5.5	MHz	
Clock Rise and Fall Time, t <sub>r</sub> CL, t <sub>f</sub> CL	5 10 15	- -	15	μs	


### CD4029B Types

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDD)
Voltages referenced to V <sub>SS</sub> Terminal)
INPUT VOLTAGE RANGE, ALL INPUTS
DC INPUT CURRENT, ANY ONE INPUT
POWER DISSIPATION PER PACKAGE (PD):
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$
For T <sub>A</sub> = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (T <sub>A</sub> )
OPERATING-TEMPERATURE RANGE (TA)55°C to +125°C


STATIC ELECTRICAL CHARACTERISTICS







## characteristics.





ATURES (°C)


CHARAC- TERISTIC	CON	ONDITIONS LIMITS AT INDICATED TEMPERATURES (°C				LIMITS AT INDICATED TEMPE			C)	N I T	
	Vo	VIN	VDD						+25		s
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	
Quiescent	_	0,5	5	5	5	150	150	-	0.04	5	
Device	_	0,10	10	10	10	300	300	_	0.04	10	μΑ
Current,	-	0,15	15	20	20	600	600	-	0.04	20	-
IDD Max.		0,20	20	100	100	3000	3000	-	0.08	100	I
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
I <sub>OL</sub> Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-	1
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA
(Source)	2.5	0,5	5	-2	1.8	-1.3	1.15	-1.6	-3.2	-	
Current, I <sub>OH</sub> Min.	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	_	1
OH WITT	13.5	0,15	15	-4.2	-4	-2.8	- 2.4	-3.4	-6.8	-	
Output Voltage:	-	0,5	5		0	.05		_	0	0.05	
Low-Level,	-	0,10	10		0	.05		_	0	0.05	1
VOL Max.		0,15	15		0	.05		-	0	0.05	١v
Output		0,5	5		4	95		4.95	5	_	
Voltage: High-Level,		0,10	10		9.	95		9.95	10	_	]
VOH Min.	-	0,15	15		14	95		14.95	15	-	]
Input Low	0.5,4.5	-	5			1.5		-	-	1.5	
Voltage	1,9	-	10			3		-		3	]
VIL Max.	1.5,13.5	_	15			4		_	-	4	l v
Input High	0.5,4.5	_	5		:	3.5		3.5	-	_	1
Voltage,	1,9	_	10	_		7		7	—	-	]
V <sub>IH</sub> Min.	1.5,13.5		15			11		11	-		
Input Current I <sub>IN</sub> Max.	_	0,18	18	±0.1	±0.1	±1	±1	_	±10-5	±0.1	μΑ


3











92CL-28675 M




Fig. 11 - Conversion of clock up, clock down input signals to clock and up/down input signals.

The CD4029B CLOCK and UP/DOWN inputs are used directly in most applications. In applications where CLOCK UP and CLOCK DOWN inputs are provided, conversion to the CD4029B CLOCK and UP/DOWN inputs can easily be realized by use of the circuit in Fig. 11.

CD4029B changes count on positive transitions of CLOCK UP or CLOCK DOWN inputs. For the gate configuration shown below, when counting up the CLOCK DOWN input must be maintained high and conversely when counting down the CLOCK UP input must be maintained high.




Fig. 12 - Timing diagram-decade mode.


3

Fig. 9 - Logic diagram (cont'd).

### CD4029B Types

# DYNAMIC ELECTRICAL CHARACTERISTICS at T\_A = 25°C, input t\_r, t\_f = 20 ns, C\_L = 50 pF, R\_L = 200 k\Omega

CHARACTERISTIC	TEST CO	LIMITS			UNITS	
		V <sub>DD</sub> (V)	Min.	Тур.	Max.	
Clocked Operation				L		h
Propagation Delay Time: tpHL, tpLH		5	-	250	500	
Q Output		10	-	120	240	1
		15		90	180	1
	1	5	_	280	560	1
Carry Output		10	-	-         120         240           -         90         180           -         280         560           -         130         260           -         95         190           -         100         200           -         100         200           -         100         200           -         50         100           -         40         80           -         90         180           -         45         90           -         30         60           -         -         15           -         -         15           -         -         15           -         -         15           -         -         15           -         70         140           -         50         100           2         4         -           4         8         -           5.5         11         -           -         55         7.5           -         235         470           -         80         160	í	
		15	-	95	0         240           0         180           0         560           0         260           5         190           0         200           0         100           0         80           0         180           0         100           0         80           0         180           5         90           0         60           -         15           -         15           0         340           0         100           4         -           1         -           5         7.5           5         470           0         200           0         160           5         210           5         70           5         50           0         200           5         50           0         200           5         50           0         200           5         50           0         200	ns
	1	5	-	100	200	115
Transition Time: THL, TLH		10				
Q Outputs, Carry Output		15	-	40		1
	1	5		00	100	1
Minimum Clock Pulse Width, t <sub>W</sub>		10			<u> </u>	4
		15				
	1	· · · · ·	<u> </u>	<u> </u>		
		5	-	h		
Clock Rise & Fall Time, t <sub>f</sub> CL, t <sub>f</sub> CL <sup>**</sup>	1	10				μs
		15		-	15	
Minimum Setun Times to		5	_	170	340	
		10	-	70	140	ns
		15	-	50	100	
		5	2	4	-	
Maximum Clock Input Frequency, f <sub>CL</sub>		10	. 4	8		MHz
		15	5.5	11	-	
Input Capacitance, CIN	Any Inpu	t	_	5	7.5	pF
Preset Enable	1			L		
· · · · · · · · · · · · · · · · · · ·	1	5		225	470	
Propagation Delay Time: tPHL, tPLH	1	10				
Q Outputs		15				
Carry Output		5				
B/D or U/D Maximum Clock Input Frequency, f <sub>CL</sub> Input Capacitance, C <sub>IN</sub> Preset Enable Propagation Delay Time: tPHL, tPLH Q Outputs Carry Output Minimum Preset Enable Pulse Width, t <sub>W</sub>		10		145 105		
						ns
Minimum Protot Enable Dulas Militat		5		65	_	
aximum Cłock Input Frequency, f <sub>CL</sub> put Capacitance, C <sub>IN</sub> eset Enable opagation Delay Time: t <sub>PHL</sub> , t <sub>PLH</sub> Q Outputs Carry Output inimum Preset Enable Pulse Width, t <sub>W</sub>		10		35		
		15	-	25		
Minimum Preset Enable Removal		5	_	100		
		10	_	55		
		15	-	40	80	
Carry Input						
Propagation Delay Time: tpHL, tpLH		5	-	170	340	
Carry Output		10	-	70	140	ns
· · ·		15	-	50	100	
		5	-	25	50	ns
Min. HOLD Time						
Min. HOLD Time tu *** Carry In		10	_	15	30	
Min. HOLD Time tµ <sup>***</sup> Carry In			-	15 12		
tµ <sup>***</sup> Carry In		10 15		12	25	ns
		10				ns



\*\* If more than one unit is cascaded in the parallel clocked application, t<sub>r</sub>CL should be made less than or equal to the sum of the fixed propagation delay at 15 pF and the transition time of the carry output driving stage for the estimated capacitive load. This measurement was made with a decoupling capacitor (>1  $\mu$ F) between V<sub>DD</sub> and V<sub>SS</sub>. \*\*\*From Carry In to Clock Edge





Fig. 13 - Power dissipation test circuit.








Fig. 15 - Input voltage test circuit.






Fig. 16 - Input current test circuit.






\* CARRY OUT lines at the 2nd, 3rd, etc., stages may have a negative-going glitch pulse resulting from differential delays of different CD4029B IC's. These negative-going glitches do not affect proper CD4029B operation. However, if the CARRY OUT signals are used to trigger other edge-sensitive logic devices, such as FF's or counters, the CARRY OUT signals should be gated with the clock signal using a 2-input OR gate such as CD4071B.



#### **Ripple Clocking Mode:**

The Up/Down control can be changed at any count. The only restriction on changing the Up/Down control is that the clock input to the first counting stage must be high. For cascading counters operating in a fixed up-count or down-count mode, the OR gates are not required between stages, and  $\overline{CO}$  is connected directly to the CL input of the next stage with  $\overline{CI}$  grounded.

#### Fig. 17 -- Cascading counter packages.



Chip dimensions and pad layout for CD40298

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3} \text{ inch})$ .

COMMERCIAL CMOS HIGH VOLTAGE ICs

### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated