

# CMOS 1.8 V to 5.5 V, 2.5 $\Omega$ SPDT Switch/2:1 Mux In Tiny SC70 Package

ADG779

## **FEATURES**

1.8 V to 5.5 V Single Supply 2.5  $\Omega$  On Resistance 0.75  $\Omega$  On-Resistance Flatness -3 dB Bandwidth >200 MHz Rail-to-Rail Operation 6-Lead SC70 Package **Fast Switching Times** toN 20 ns


t<sub>OFF</sub> 6 ns

Typical Power Consumption (<0.01 μW) TTL/CMOS-Compatible

# **APPLICATIONS**

**Battery-Powered Systems Communication Systems** Sample Hold Systems **Audio Signal Routing** Mechanical Reed Relay Replacement 07.50 001

# **FUNCTIONAL BLOCK DIAGRAM**



SWITCHES SHOWN FOR A LOGIC "1" INPUT

# **GENERAL DESCRIPTION**

The ADG779 is a monolithic CMOS SPDT (single-pole, double-throw) switch. This switch is designed on a submicron process that provides low power dissipation yet gives high switching speed, low on resistance and low leakage currents.

The ADG779 operates from a single supply range of 1.8 V to 5.5 V, making it ideal for use in battery-powered instruments and with the new generation of DACs and ADCs from Analog Devices.

Each switch of the ADG779 conducts equally well in both directions when on. The ADG779 exhibits break-before-make switching action.

Because of the advanced submicron process, -3 dB bandwidth of greater than 200 MHz can be achieved.

The ADG779 is available in a 6-lead SC70 package.

## PRODUCT HIGHLIGHTS

- 1. Tiny 6-Lead SC70 Package.
- 2. 1.8 V to 5.5 V Single Supply Operation. The ADG779 offers high performance, including low on resistance and fast switching times, and is fully specified and guaranteed with 3 V and 5 V supply rails.
- 3. Very Low  $R_{ON}$  (5  $\Omega$  max at 5 V, 10  $\Omega$  max at 3 V). At 1.8 V operation,  $R_{\rm ON}$  is typically 40  $\Omega$  over the temperature range.
- 4. On-Resistance Flatness ( $R_{FLAT(ON)}$ ) (0.75  $\Omega$  typ).
- 5. -3 dB Bandwidth >200 MHz.
- 6. Low Power Dissipation. CMOS construction ensures low power dissipation. WWW.DZSC.GOM
- 7. 14 ns Switching Times.

# $ADG779 — SPECIFICATIONS^1 \ (v_{DD} = 5 \ v \ \pm \ 10\%, \ \text{GND} = 0 \ v)$

|   | B Version |                        |                                     |   |  |
|---|-----------|------------------------|-------------------------------------|---|--|
| Parameter   | 25°C      | -40°C to<br>+85°C      | Unit                                | Test Conditions/Comments  |  |
|   | 23 0      | 105 G                  | Cint                                | 1 est conditions, comments  |  |
| ANALOG SWITCH   |           | O V to V               | V                                   |   |  |
| Analog Signal Range                                     | 2.5       | 0 V to V <sub>DD</sub> | ·                                   | $V = 0 V \leftrightarrow V = 10 \text{ m/s}$                            |  |
| On Resistance (R <sub>ON</sub> )                        | 2 .5      | 6                      | $\Omega$ typ $\Omega$ max           | $V_S = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA},$<br>Test Circuit 1 |  |
| On Resistance Match Between                             |           |                        |                                     |   |  |
| Channels ( $\Delta R_{ON}$ )                            |           | 0.1                    | $\Omega$ typ                        | $V_S = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA}$                    |  |
|   |           | 0.8                    | $\Omega$ max                        |   |  |
| On-Resistance Flatness (R <sub>FLAT(ON)</sub> )         | 0.75      |                        | $\Omega$ typ                        | $V_S = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA}$                    |  |
|   |           | 1.2                    | $\Omega$ max                        |   |  |
| LEAKAGE CURRENTS <sup>2</sup>                           |           |                        |                                     | V <sub>DD</sub> = 5.5 V   |  |
| Source OFF Leakage I <sub>S</sub> (OFF)                 | ±0.01     | ±0.05                  | nA typ                              | $V_S = 4.5 \text{ V/1 V}, V_D = 1 \text{ V/4.5 V},$                     |  |
|   |           |                        | • •                                 | Test Circuit 2  |  |
| Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON) | ±0.01     | ±0.05                  | nA typ                              | $V_S = V_D = 1 \text{ V, or } V_S = V_D = 4.5 \text{ V,}$               |  |
| 0 2   |           |                        |                                     | Test Circuit 3  |  |
| DIGITAL INPUTS  |           |                        |                                     |   |  |
| Input High Voltage, V <sub>INH</sub>                    |           | 2.4                    | V min                               |   |  |
| Input Low Voltage, V <sub>INI</sub>                     |           | 0.8                    | V max                               |   |  |
| Input Current   |           |                        |                                     |   |  |
| I <sub>INL</sub> or I <sub>INH</sub>                    | 0.005     |                        | μA typ                              | $V_{IN} = V_{INL}$ or $V_{INH}$   |  |
|   |           | ±0.1                   | μA max                              |   |  |
| DYNAMIC CHARACTERISTICS <sup>2</sup>                    |           |                        |                                     |   |  |
| $t_{ON}$  | 14        |                        | ns typ                              | $R_L = 300 \Omega, C_L = 35 pF$   |  |
|   |           | 20                     | ns max                              | $V_S = 3 V$ , Test Circuit 4  |  |
| $t_{ m OFF}$  | 3         |                        | ns typ                              | $R_L = 300 \Omega, C_L = 35 pF$   |  |
|   |           | 6                      | ns max                              | $V_S = 3 V$ , Test Circuit 4  |  |
| Break-Before-Make Time Delay, t <sub>D</sub>            | 8         |                        | ns typ                              | $R_L = 300 \Omega, C_L = 35 pF,$  |  |
|   |           | 1                      | ns min                              | $V_{S1} = V_{S2} = 3 \text{ V}$ , Test Circuit 5                        |  |
| Off Isolation   | -67       |                        | dB typ                              | $R_L = 50 \Omega, C_L = 5 pF, f = 10 MHz$                               |  |
|   | -87       |                        | dB typ                              | $R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz,$                               |  |
|   |           |                        |                                     | Test Circuit 6  |  |
| Channel-to-Channel Crosstalk                            | -62       |                        | dB typ                              | $R_L = 50 \Omega, C_L = 5 pF, f = 10 MHz$                               |  |
|   | -82       |                        | dB typ                              | $R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz,$                               |  |
| Day José 141 2 1D                                       | 200       |                        | MIT                                 | Test Circuit 7  |  |
| Bandwidth –3 dB   | 200       |                        | MHz typ                             | $R_L = 50 \Omega$ , $C_L = 5 pF$ , Test Circuit 8                       |  |
| $C_{\rm S}$ (OFF)                                       | 7         |                        | pF typ                              | f = 1 MHz   |  |
| $C_{\rm D}, C_{\rm S}$ (ON)                             | 27        |                        | pF typ                              | f = 1 MHz   |  |
| POWER REQUIREMENTS                                      |           |                        |                                     | $V_{\rm DD} = 5.5 \text{ V}$  |  |
| ī   | 0.001     |                        | 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. | Digital Inputs = 0 V or 5 V   |  |
| $I_{\mathrm{DD}}$                                       | 0.001     | 1.0                    | μA typ                              |   |  |
|   |           | 1.0                    | μA max                              |   |  |

### NOTES

<sup>&</sup>lt;sup>1</sup>Temperature ranges are as follows: B Version, -40°C to +85°C.

<sup>&</sup>lt;sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

# $SPECIFICATIONS^{1} \ (v_{DD} = 3 \ V \pm 10\%, \ GND = 0 \ V)$

|   | B Version |  |                  |   |  |
|---|-----------|--|------------------|---|--|
| Parameter                                       | 25°C      | -40°C to<br>+85°C                            | Unit             | Test Conditions/Comments  |  |
| ANALOG SWITCH                                   |           |  |                  |   |  |
| Analog Signal Range                             |           | $0~\mathrm{V}$ to $\mathrm{V}_{\mathrm{DD}}$ | V                |   |  |
| On Resistance (R <sub>ON</sub> )                | 6         | 7  | $\Omega$ typ     | $V_{\rm S} = 0 \text{ V to } V_{\rm DD}, I_{\rm S} = -10 \text{ mA},$ |  |
|   |           | 10   | $\Omega$ max     | Test Circuit 1  |  |
| On Resistance Match Between                     |           |  |                  |   |  |
| Channels ( $\Delta R_{ON}$ )                    |           | 0.1  | $\Omega$ typ     | $V_S = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA}$                  |  |
|   |           | 0.8  | $\Omega$ max     |   |  |
| On-Resistance Flatness (R <sub>FLAT(ON)</sub> ) |           | 2.5  | $\Omega$ typ     | $V_S = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA}$                  |  |
| LEAKAGE CURRENTS <sup>2</sup>                   |           |  |                  | $V_{\rm DD} = 3.3 \text{ V}$  |  |
| Source OFF Leakage I <sub>S</sub> (OFF)         | ±0.01     | ±0.05  | nA typ           | $V_S = 3 \text{ V/1 V}, V_D = 1 \text{ V/3 V},$                       |  |
|   |           |  | • •              | Test Circuit 2  |  |
| Channel ON Leakage ID, IS (ON)                  | ±0.01     | ±0.05  | nA typ           | $V_S = V_D = 1 \text{ V, or } V_S = V_D = 3 \text{ V,}$               |  |
|   |           |  |                  | Test Circuit 3  |  |
| DIGITAL INPUTS                                  |           |  |                  |   |  |
| Input High Voltage, V <sub>INH</sub>            |           | 2.0  | V min            |   |  |
| Input Low Voltage, V <sub>INL</sub>             |           | 0.8  | V max            |   |  |
| Input Current                                   |           |  |                  |   |  |
| $ m I_{INL}$ or $ m I_{INH}$                    | 0.005     |  | μA typ           | $V_{IN} = V_{INI}$ or $V_{INH}$                                       |  |
|   |           | ±0.1   | μA max           |   |  |
| DYNAMIC CHARACTERISTICS <sup>2</sup>            |           |  |                  |   |  |
| $t_{ON}$  | 16        |  | ns typ           | $R_L = 300 \Omega, C_L = 35 pF$                                       |  |
| 011   |           | 24   | ns max           | $V_S = 2 \text{ V}$ , Test Circuit 4                                  |  |
| $t_{ m OFF}$                                    | 4         |  | ns typ           | $R_L = 300 \Omega, C_L = 35 pF$                                       |  |
|   |           | 7  | ns max           | $V_S = 2 V$ , Test Circuit 4  |  |
| Break-Before-Make Time Delay, t <sub>D</sub>    | 8         |  | ns typ           | $R_L = 300 \Omega, C_L = 35 pF$                                       |  |
|   |           | 1  | ns min           | $V_{S1} = V_{S2} = 2 \text{ V}$ , Test Circuit 5                      |  |
| Off Isolation                                   | -67       |  | dB typ           | $R_L = 50 \Omega, C_L = 5 pF, f = 10 MHz$                             |  |
|   | -87       |  | dB typ           | $R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz,$                             |  |
|   |           |  |                  | Test Circuit 6  |  |
| Channel-to-Channel Crosstalk                    | -62       |  | dB typ           | $R_L = 50 \Omega, C_L = 5 pF, f = 10 MHz$                             |  |
|   | -82       |  | dB typ           | $R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ,                      |  |
| Bandwidth –3 dB                                 | 200       |  | MLI              | Test Circuit 7  |  |
|   | 7         |  | MHz typ          | $R_L = 50 \Omega$ , $C_L = 5 pF$ , Test Circuit 8<br>f = 1 MHz        |  |
| $C_S (OFF)$<br>$C_D, C_S (ON)$                  | 27        |  | pF typ<br>pF typ | f = 1 MHz   |  |
|   | 21        |  | pr typ           |   |  |
| POWER REQUIREMENTS                              |           |  |                  | $V_{DD} = 3.3 \text{ V}$  |  |
| Ţ   | 0.001     |  | IIA two          | Digital Inputs = 0 V or 3 V   |  |
| $I_{DD}$  | 0.001     | 1.0  | μA typ           |   |  |
|   |           | 1.0  | μA max           |   |  |

NOTES

<sup>1</sup>Temperature ranges are as follows: B Version, -40°C to +85°C.

<sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

# **ADG779**

# ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

| $(T_A = 25^{\circ}C \text{ unless otherwise noted})$                                |
|---|
| $V_{DD}$ to GND   |
| Analog, Digital Inputs <sup>2</sup> $-0.3 \text{ V}$ to $V_{DD} + 0.3 \text{ V}$ or |
| 30 mA, Whichever Occurs First   |
| Peak Current, S or D  |
| (Pulsed at 1 ms, 10% Duty Cycle max)  |
| Continuous Current, S or D  |
| Operating Temperature Range   |
| Industrial (B Version)40°C to +85°C   |
| Storage Temperature Range65°C to +150°C   |
| Junction Temperature  |
| SC70 Package, Power Dissipation   |
| $\theta_{JA}$ Thermal Impedance   |
| $\theta_{JC}$ Thermal Impedance   |
| Lead Temperature, Soldering   |
| Vapor Phase (60 sec)  |
| Infrared (15 sec)   |

### NOTES


<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

<sup>2</sup>Overvoltages at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

Table I. Truth Table

| ADG779 IN | Switch S1 | Switch S2 |  |
|-----------|-----------|-----------|--|
| 0         | ON        | OFF       |  |
| 1         | OFF       | ON        |  |

# PIN CONFIGURATION 6-Lead SC70



# **TERMINOLOGY**

| $\overline{ m V_{DD}}$   | Most Positive Power Supply Potential.  |
|--------------------------|--|
| GND                      | Ground (0 V) Reference.  |
| S                        | Source Terminal. May be an input or output.  |
| D                        | Drain Terminal. May be an input or output.   |
| IN                       | Logic Control Input.   |
| $R_{ON}$                 | Ohmic resistance between D and S.  |
| $\Delta R_{\mathrm{ON}}$ | On resistance match between any two channels i.e., $R_{\rm ON}$ max – $R_{\rm ON}$ min.  |
| $R_{FLAT(ON)}$           | Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range. |
| I <sub>S</sub> (OFF)     | Source Leakage Current with the switch "OFF."  |
| $I_D$ , $I_S$ (ON)       | Channel Leakage Current with the switch "ON."  |
| $V_{D}(V_{S})$           | Analog Voltage on Terminals D, S.  |
| $C_{S}$ (OFF)            | "OFF" Switch Source Capacitance.   |
| $C_D$ , $C_S$ (ON)       | "ON" Switch Capacitance.   |
| t <sub>ON</sub>          | Delay between applying the digital control input and the output switching on.  |
| t <sub>OFF</sub>         | Delay between applying the digital control input and the output switching off.   |
| $t_D$                    | "OFF" time or "ON" time measured between the 90% points of both switches, when switching from one address state to another.                      |
| Crosstalk                | A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.                           |
| Off Isolation            | A measure of unwanted signal coupling through an "OFF" switch.   |
| On Response              | The frequency response of the "ON" switch.   |
| On Loss                  | The loss due to the "ON" resistance of the switch.   |

## **ORDERING GUIDE**

| Model     | Temperature Range | Package Description          | Package Option | Branding Information* |
|-----------|-------------------|------------------------------|----------------|-----------------------|
| ADG779BKS | -40°C to +85°C    | SC70 (Plastic Surface Mount) | KS-6           | SKB                   |


<sup>\*</sup>Brand = Brand on these packages is limited to three characters due to space constraints.

# CAUTION \_


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG779 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




# **Typical Performance Characteristics—ADG779**




TPC 1. On Resistance as a Function of  $V_D$  ( $V_S$ ) Single Supplies




TPC 4. Leakage Currents as a Function of Temperature




TPC 2. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures  $V_{DD} = 3 \ V$ 



TPC 5. Leakage Currents as a Function of Temperature




TPC 3. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures  $V_{DD} = 5 \ V$ 




TPC 6. Supply Current vs. Input Switching Frequency


# **ADG779**



TPC 7. Off Isolation vs. Frequency




TPC 8. Crosstalk vs. Frequency




TPC 9. On Response vs. Frequency


# **Test Circuits**




Test Circuit 1. On Resistance




Test Circuit 2. Off Leakage





Test Circuit 3. On Leakage







Test Circuit 4. Switching Times







Test Circuit 5. Break-Before-Make Time Delay, t<sub>D</sub>







Test Circuit 7. Channel-to-Channel Crosstalk



Test Circuit 8. Bandwidth

# **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

# 6-Lead Plastic Surface Mount Package (SC70) (KS-6)

