# RELIABILITY REPORT 

FOR

## MAX4649EKA

## PLASTIC ENCAPSULATED DEVICES

August 20, 2002

## MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.
SUNNYVALE, CA 94086

Written by


Jim Pedicord Quality Assurance
Reliability Lab Manager

Reviewed by


Bryan J. Preeshl
Quality Assurance
Executive Director

## Conclusion

The MAX4649 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

## Table of Contents

I. ........Device Description
II. ........Manufacturing Information
III. .......Packaging Information
IV. .......Die Information
V. ........Quality Assurance Information
VI. .......Reliability Evaluation
......Attachments

## I. Device Description

## A. General

The MAX4649 is a dual-supply, single-pole/double-throw (SPDT) analog switch. On-resistance is 45 max and flat (7 max) over the specified signal range. The MAX4649 can handle Rail-to-Rail ${ }^{\circledR}$ analog signals, and conducts analog or digital signals equally well in either direction. This switch operates from a single +9 V to +36 V supply, or from $\pm 4.5 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$ dual supplies. The primary application areas are in the switching and routing of signals in telecommunications and test equipment.

The MAX4649 features a switch transition time of 130 ns max at $+25^{\circ} \mathrm{C}$, and a guaranteed break-before-make switching time of 5 ns . Off-leakage current is only 2 nA max at $+25^{\circ} \mathrm{C}$.

The MAX4649 is available in a tiny 8-pin SOT23 package.

## B. Absolute Maximum Ratings

| Item | Rating |
| :---: | :---: |
| V+ | -0.3V to +44.0V |
| V- | -44.0 V to +0.3 V |
| V+ to V- | -0.3V to +44.0V |
| All Other Pins (Note 1) | (V--0.3V) to (V++0.3V) |
| Continuous Current into any Terminal | $\pm 10 \mathrm{~mA}$ |
| Continuous Current (COM, NO, NC) | $\pm 30 \mathrm{~mA}$ |
| Peak Current (COM, NO, NC) (pulsed at $1 \mathrm{~ms}, 10 \%$ duty cycle) | $\pm 60 \mathrm{~mA}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10s) | $+300^{\circ} \mathrm{C}$ |
| Continuous Power Dissipation (TA $=+70^{\circ} \mathrm{C}$ ) |  |
| 8-Pin SOT23 | 714mW |
| Derates above $+70^{\circ} \mathrm{C}$ |  |
| 8-Pin SOT23 | $8.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

Note 1: Signals on NO, NC, COM, or IN exceeding V+ or V- are clamped by internal diodes. Limit forward-diode current to maximum current rating.

## II. Manufacturing Information

A. Description/Function:
B. Process:
C. Number of Device Transistors:
33
D. Fabrication Location:
E. Assembly Location:
Oregon, USA
Malaysia
F. Date of Initial Production:
January, 2001

## III. Packaging Information

A. Package Type:
B. Lead Frame:
C. Lead Finish:
D. Die Attach:
E. Bondwire:
F. Mold Material:
G. Assembly Diagram:
H. Flammability Rating:

Class UL94-V0
I. Classification of Moisture Sensitivity per JEDEC standard JESD22-A112: Level 1

## IV. Die Information

A. Dimensions:
$57 \times 43$ mils
B. Passivation:
SiN/SiO (nitride/oxide)
C. Interconnect:
Aluminum/Si (Si=1\%)
D. Backside Metallization:
None
E. Minimum Metal Width:
5 microns (as drawn)
F. Minimum Metal Spacing:
5 microns (as drawn)
G. Bondpad Dimensions:
H. Isolation Dielectric:
$\mathrm{SiO}_{2}$
I. Die Separation Method:
Wafer Saw

## V. Quality Assurance Information

A. Quality Assurance Contacts: : Jim Pedicord (Reliability Lab Manager) Bryan Preeshl (Executive Director) Kenneth Huening (Vice President)
B. Outgoing Inspection Level: $0.1 \%$ for all electrical parameters guaranteed by the Datasheet. $0.1 \%$ For all Visual Defects.
C. Observed Outgoing Defect Rate: < 100 ppm
D. Sampling Plan: Mil-Std-105D

## VI. Reliability Evaluation

A. Accelerated Life Test

The results of the $135^{\circ} \mathrm{C}$ biased (static) life test are shown in Table 1. Using these results, the Failure Rate $(\lambda)$ is calculated as follows:

$$
\begin{aligned}
& \lambda=\frac{1}{\mathrm{MTTF}}=\frac{1.83}{192 \times 4389 \times 80 \times 2} \text { (Chi square value for MTTF upper limit) } \\
& \lambda=13.57 \times 10^{-9} \\
& \lambda=13.57 \text { F.I.T. }\left(60 \% \text { confidence level } @ 25^{\circ} \mathrm{C}\right)
\end{aligned}
$$

This low failure rate represents data collected from Maxim's reliability monitor program. h addition to routine production Burn-In, Maxim pulls a sample from every fabrication process three times per week and subjects it to an extended Burn-In prior to shipment to ensure its reliability. The reliability control level for each lot to be shipped as standard product is 59 F.I.T. at a $60 \%$ confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on any lot that exceeds this reliability control level. Attached Burn-In Schematic (Spec. \# 06-5703) shows the static Burn-In circuit. Maxim also performs quarterly 1000 hour life test monitors. This data is published in the Product Reliability Report (RR-1I).
B. Moisture Resistance Tests

Maxim pulls pressure pot samples from every assembly process three times per week. Each lot sample must meet an LTPD $=20$ or less before shipment as standard product. Additionally, the industry standard $85^{\circ} \mathrm{C} / 85 \% \mathrm{RH}$ testing is done per generic device/package family once a quarter.
C. E.S.D. and Latch-Up Testing

The AH58 die type has been found to have all pins able to withstand a transient pulse of $\pm 400 \mathrm{~V}$, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of $\pm 100 \mathrm{~mA}$ and/or $\pm 20 \mathrm{~V}$.

## Table 1

Reliability Evaluation Test Results
MAX4649EKA

| TEST ITEM | TEST CONDITION | FAILURE IDENTIFICATION | PACKAGE | SAMPLE <br> SIZE | NUMBER OF FAILURES |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Static Life Test (Note 1) |  |  |  |  |  |
|  | $\mathrm{Ta}=135^{\circ} \mathrm{C}$ | DC Parameters |  | 80 | 0 |
|  | Biased | \& functionality |  |  |  |
|  | Time = 192 hrs. |  |  |  |  |
| Moisture Testing (Note 2) |  |  |  |  |  |
| Pressure Pot | $\mathrm{Ta}=121^{\circ} \mathrm{C}$ | DC Parameters \& functionality | SOT | 77 | 0 |
|  | $\mathrm{P}=15 \mathrm{psi}$. |  |  |  |  |
|  | RH=100\% |  |  |  |  |
|  | Time $=96 \mathrm{hrs}$. |  |  |  |  |
| 85/85 | $\mathrm{Ta}=85^{\circ} \mathrm{C}$ | DC Parameters \& functionality |  | 77 | 0 |
|  | $\mathrm{RH}=85 \%$ |  |  |  |  |
|  | Biased |  |  |  |  |
|  | Time $=1000 \mathrm{hrs}$. |  |  |  |  |

Mechanical Stress (Note 2)

| Temperature | $-65^{\circ} \mathrm{C} / 150^{\circ} \mathrm{C}$ | DC Parameters | 77 |
| :--- | :--- | :--- | :--- |
| Cycle | 1000 Cycles |  | 0 |
|  | Method 1010 |  |  |

Note 1: Life Test Data may represent plastic D.I.P. qualification lots.
Note 2: Generic Package/Process data

TABLE II. $\underline{\text { Pin combination to be tested. } 1 / 2 / 2 / 20}$

|  | Terminal A <br> (Each pin individually <br> connected to terminal A <br> with the other floating) | Terminal B <br> (The common combination <br> of all like-named pins <br> connected to terminal B) |
| :---: | :---: | :---: |
| 1. | All pins except $\mathrm{V}_{\text {PS1 }}$ 3/ | All $\mathrm{V}_{\text {PS } 1}$ pins |
| 2. | All input and output pins | All other input-output pins |

1/ Table II is restated in narrative form in 3.4 below.
2/ No connects are not to be tested.
3/ Repeat pin combination I for each named Power supply and for ground
(e.g., where $\mathrm{V}_{\mathrm{PS} 1}$ is $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{BB}}, G N D,+\mathrm{V}_{\mathrm{S}},-\mathrm{V}_{\mathrm{S}}, \mathrm{V}_{\mathrm{REF}}$, etc).

### 3.4 Pin combinations to be tested.

a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., $V_{S S 1}$, or $V_{S S 2}$ or $V_{S S 3}$ or $V_{C C 1}$, or $V_{C C 2}$ ) connected to terminal $B$. All pins except the one being tested and the power supply pin or set of pins shall be open.

Table 1
Reliability Evaluation Test Results


Notice 8


|  |  | SIGNATURES | DATE | CONIIDENTIAL \& Proprilitary |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CAV./PAD SIZE: | PKG. |  |  | BEND DIAGRAM \#: | REV: |
| CHIP QN LEAD | DESIGN |  |  | 05-1201-0218 | A |



