老小PCB打样工[



128K x 8 3.3V SYNCHRONOUS SRAM WITH ZBT™ AND FLOW-THROUGH OUTPUT

ADVANCE **INFORMATION IDT71V509**

FEATURES:

- 128K x 8 memory configuration
- High speed 66 MHz (9 ns Clock-to-Data Access)
- Flow-Through Output
- No dead cycles between Write and Read Cycles
- Low power deselect mode
- Single 3.3V power supply (±5%) WWW.DZSC
- Packaged in 44-lead SOJ

DESCRIPTION:

The IDT71V509 is a 3.3V high-speed 1,024,576-bit synchronous SRAM organized as 128K x 8. It is designed to eliminate dead cycles when turning the bus around between reads and writes, or writes and reads. Thus, it has been given the name ZBTTM, or Zero Bus TurnaroundTM.

Addresses and control signals are applied to the SRAM


FUNCTIONAL BLOCK DIAGRAM

during one clock cycle, and one clock cycle later its associated data cycle occurs, be it read or write.

The IDT71V509 contains data, address, and control signal registers. Output Enable is the only asynchronous signal, and can be used to disable the output at any time.

A Clock Enable (CEN) pin allows operation of the IDT71V509 to be suspended as long as necessary. All synchronous inputs are ignored when \overline{CEN} is high. A Chip Select (\overline{CS}) pin allows the user to deselect the device when desired. If \overline{CS} is high, no new memory operation is initiated, but any pending data transfers (reads and writes) will still be completed.

The IDT71V509 utilizes IDT's high-performance 3.3V CMOS process, and is packaged in a JEDEC Standard 400-mil 44lead small outline J-lead plastic package (SOJ) for high board density.




are is a registered trademark and CacheRAM, Zero Bus Turnaround and ZBTare trademarks of Integrated Device Technology, Inc. a trademark of Intel Corp.

s a trademark of International Business Machines, Inc.

COMMERCIAL TEMPERATURE RANGE

AUGUST 1996

PIN CONFIGURATION



Notes:

1. Pin 32: Future control input

2. Pin 20: Future I/O8

3. Pin 23: Future A17

4. Pin 44: Future A18


5. Pin 36 does not need to be connected directly to VDD, as long as it is \geq VIH.

TOP VIEW

3618 drw 02

PIN DEFINITIONS(1)

Symbol	Pin Function	I/O	Active	Description
A0-A16	Address Inputs	Ι	N/A	Synchronous Address inputs. The address is registered on every rising edge of CLK if \overline{CEN} and \overline{CS} are both low.
CLK	Clock	I	N/A	The clock input. Except for \overline{OE} , all input and output timing references for the device are with respect to the rising edge of CLK.
CEN	Clock Enable	I	LOW	Synchronous clock enable input. When $\overline{\text{CEN}}$ is sampled high, the other synchronous inputs are ignored, and outputs remain unchanged. When $\overline{\text{CEN}}$ is sampled low, the IDT71V509 operates normally.
CS	Chip Select	I	LOW	Synchronous chip select input. When \overline{CS} is sampled low, the device operates normally. When \overline{CS} is sampled high, no read or write operation is initiated, and the I/O bus is tri-stated the next cycle. \overline{CS} is ignored if \overline{CEN} is high at the same rising edge of CLK.
WE	Write Enable	I	LOW	Synchronous write enable. If $\overline{\text{WE}}$ is sampled low, a write is initiated at the address that is registered at that time. If $\overline{\text{WE}}$ is sampled high, a read is initiated at the address that is registered at that time. $\overline{\text{WE}}$ is ignored when either $\overline{\text{CEN}}$ or $\overline{\text{CS}}$ is sampled high.
ŌĒ	Output Enable	I	LOW	Asynchronous output enable. When \overline{OE} is high, the I/O bus goes high impedance. \overline{OE} must be low to read data from the IDT71V509.
I/O0-I/O7	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.
VDD	Power Supply	N/A	N/A	3.3V power supply pins.
Vss	Ground	N/A	N/A	Ground pins.



FUNCTIONAL TIMING DIAGRAM

TYPICAL OPERATION - \overline{CS} AND \overline{CEN} ARE LOW

Cycle	Address	WE	CS	CEN	ŌĒ	I/O	Comments
n	A0	Н	L	L	?	D-1	?
n+1	A1	L	L	L	L	D0	Data Out
n+2	A2	Н	L	L	Х	D1	Data In
n+3	A3	L	L	L	L	D2	Data Out
n+4	A4	Н	L	L	Х	D3	Data In
n+5	A5	L	L	L	L	D4	Data Out
n+6	A6	Н	L	L	Х	D5	Data In
n+7	A7	L	L	L	L	D6	Data Out
n+8	A8	Н	L	L	Х	D7	Data In
n+9	A9	L	L	L	L	D8	Data Out
n+10	A10	Н	L	L	Х	D9	Data In
n+11	A11	Н	L	L	L	D10	Data Out
n+12	A12	L	L	L	L	D11	Data Out
n+13	A13	L	L	L	Х	D12	Data In
n+14	A14	Н	L	L	Х	D13	Data In
n+15	A15	Н	L	L	L	D14	Data Out
n+16	A16	Н	L	L	L	D15	Data Out
n+17	A17	L	L	L	L	D16	Data Out
n+18	A18	L	L	L	Х	D17	Data In
n+19	A19	L	L	L	Х	D18	Data In
n+20	A20	Н	L	L	Х	D19	Data In
n+21	A21	Н	L	L	L	D20	Data Out

READ OPERATION

Cycle	Address	WE	<u>CS</u>	CEN	ŌĒ	I/O	Comments	
n	A0	Н	L	L	Х	Х	X Address and Control meet setup	
n+1	n+1 X X X X L D0 Contents of Address A0 Read Out		Contents of Address A0 Read Out					
H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance								3618 tbl 02

H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance

WRITE OPERATION

Cycle	Address	WE	<u>CS</u>	CEN	ŌĒ	I/O	Comments	
n	A0	L	L	L	Х	Х	X Address and Control meet setup	
n+1	+1 X X X L X D0 New Data Drives SRAM Inputs		New Data Drives SRAM Inputs					
H = High; L =	H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance							

READ OPERATION WITH CLOCK ENABLE USED

Cycle	Address	WE	CS	CEN	ŌĒ	I/O Comments	
n	A0	Н	L	L	Х	Х	Address and Control meet setup
n+1	Х	Х	Х	Н	L	D0 Contents of Address A0 Read Out	
n+2	A2	Н	L	L	L	D0 Contents of Address A0 Read Out	
n+3	Х	Х	Х	Н	L	D2	Contents of Address A2 Read Out
n+4	Х	Х	Х	Н	L	D2	Contents of Address A2 Read Out
n+5	A5	Н	L	L	L	D2	Contents of Address A2 Read Out
n+6	A6	Н	L	L	L	D5 Contents of Address A5 Read Out	
n+7	A7	?	L	L	L	D6	Contents of Address A6 Read Out

H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance

3618 tbl 04

WRITE OPERATION WITH CLOCK ENABLE USED

Cycle	Address	WE	<u>CS</u>	CEN	ŌĒ	I/O	Comments
n	A0	L	L	L	Х	Х	Address and Control meet setup
n+1	Х	Х	Х	н	Х	Х	Clock Ignored at n+1 to n+2 Low-to-High
n+2	A2	L	L	L	Х	D0 New Data Drives SRAM Inputs	
n+3	Х	Х	Х	Н	Х	Х	Clock Ignored at n+3 to n+4 Low-to-High
n+4	Х	Х	Х	Н	Х	Х	Clock Ignored at n+4 to n+5 Low-to-High
n+5	A5	L	L	L	Х	D2	New Data Drives SRAM Inputs
n+6	A6	L	Ĺ	L	Х	D5	New Data Drives SRAM Inputs
n+7	A7	?	L	L	Х	D6	New Data Drives SRAM Inputs

H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance

Cycle	Address	WE	<u>C</u> S	CEN	ŌĒ	I/O	Comments	
n	Х	Х	Н	L	Х	?	Deselected	
n+1	Х	Х	Н	L	Х	Z	Deselected	
n+2	A2	Н	L	L	Х	Z	Address and Control meet setup	
n+3	Х	Х	Н	L	L	D2	Deselected, Contents of Address A2 Read Out	
n+4	A4	Н	L	L	Х	Z	Address and Control meet setup	
n+5	Х	Х	Н	L	L	D4	Deselected, Contents of Address A4 Read Out	
n+6	Х	Х	Н	L	Х	Z	Deselected	
n+7	A7	Н	L	L	Х	Z	Address and Control meet setup	
n+8	Х	Х	Н	L	L	D7	Deselected, Contents of Address A7 Read Out	
n+9	Х	Х	Н	L	Х	Z	Deselected	
J_Liah I_	- High: L - Low: X - Don't Coro: 2 - Don't Know: 7 - High Impedance							

READ OPERATION WITH CHIP SELECT USED

H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance

3618 tbl 06

WRITE OPERATION WITH CHIP SELECT USED

Cycle	Address	WE	<u>CS</u>	CEN	ŌĒ	I/O	Comments
n	Х	Х	Н	L	Х	?	Deselected
n+1	Х	Х	Н	L	Х	Z	Deselected
n+2	A2	L	L	L	Х	Z	Address and Control meet setup
n+3	Х	Х	Н	L	Х	D2	Deselected, New Data Drives SRAM Inputs
n+4	A4	L	L	L	Х	Z	Address and Control meet setup
n+5	Х	Х	Н	L	Х	D4	Deselected, New Data Drives SRAM Inputs
n+6	Х	Х	Н	L	Х	Z	Deselected
n+7	A7	L	L	L	Х	Z	Address and Control meet setup
n+8	Х	Х	Х	L	Х	D7	Deselected, New Data Drives SRAM Inputs
n+9	Х	Х	Х	L	Х	Z	Deselected

H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance

3618 tbl 07

Symbol	Rating	Com'l.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	–0.5 to +4.6	V
Vterm ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to VDD+0.5	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	1.0	W
Ιουτ	DC Output Current	50	mA

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

- 2. VDD and Input terminals only.
- 3. I/O terminals.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vdd	Supply Voltage	3.135	3.3	3.465	V
Vss	Supply Voltage	0	0	0	V
Viн	Input High Voltage - Inputs	2.0	_	4.6	V
Viн	Input High Voltage - I/O	2.0	_	VDD+0.3	V
VIL	Input Low Voltage	-0.3 ⁽¹⁾		0.8	V

NOTE:

1. VIL (min.) = -1.5V for pulse width less than 5 ns, once per cycle.

CAPACITANCE

 $(TA = +25^{\circ}C, f = 1.0MHz, SOJ package)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	6	pF
CI/O	I/O Capacitance	Vout = 3dV	7	pF

NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (VDD = 3.3V ±5%)

Symbol	Parameter	Test Condition	Min.	Max.	Unit
LL	Input Leakage Current	VDD = Max., VIN = 0V to VDD	-	5	μA
ILO	Output Leakage Current	$\overline{CS} \ge VIH$, VOUT = 0V to VDD, VDD = Max.		5	μΑ
Vol	Output Low Voltage	IOL = 5 mA, VDD = Min.		0.4	V
Vон	Output High Voltage	IOH = -5 mA , VDD = Min.	2.4	—	V

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ (VDD = $3.3V \pm 5\%$, VHD = VDD - 0.2V, VLD = 0.2V)

Symbol	Parameter	Test Condition	71V509S66	71V509S50	Unit
Idd	Operating Power	$\overline{CS} \le V_{IL}$, Outputs Open, VDD = Max.,	150	120	mA
	Supply Current	$V_{IN} \ge V_{IH} \text{ or } \le V_{IL}, f = f_{MAX}^{(2)}$			
lsв	Standby Power	$\overline{CS} \ge V_{IH}$, Outputs Open, VDD = Max.,	50	45	mA
	Supply Current	$V_{IN} \ge V_{IH} \text{ or } \le V_{IL}, \text{ f} = f_{MAX}^{(2)}$			
ISB1	Full Standby Power	$\overline{CS} \ge V_{HD}$, Outputs Open, VDD = Max.,	10	10	mA
	Supply Current	$V_{IN} \ge V_{HD} \text{ or } \le V_{LD}, \text{ f} = 0^{(2)}$			

NOTES:

1. All values are maximum guaranteed values.

2. At f = fMAX, address inputs are switching at 1/tcvc and CLK is cycling at 1/tcvc; f=0 means no input signals are changing.

AC ELECTRICAL CHARACTERISTICS

 $(VDD = 3.3V \pm 5\%, TA = 0 \text{ to } 70^{\circ}C)$

		IDT71V509S66		IDT71V509S50		
Symbol	Parameter	Min.	Max.	Min.	Max.	Uni
Clock Pa	rameters					-
fmax	Clock Frequency	—	66	_	50	MHz
tCYC	Clock Cycle Time	15	_	20	_	ns
tCH	Clock High Pulse Width	5	_	6	_	ns
tCL	Clock Low Pulse Width	5	_	6	—	ns
Output P	arameters					
tCD	Clock High to Valid Data	_	9	_	10	ns
tCDC	Clock High to Data Change	2	—	2	—	ns
tcLz ⁽¹⁾	Clock High to Output Active	2	_	2	_	ns
tCHZ ⁽¹⁾	Clock High to Data High-Z	2	5	2	6	ns
tOE	Output Enable Access Time	_	6	_	7	ns
tolz ⁽¹⁾	Output Enable Low to Data Active	0	—	0	_	ns
tOHZ ⁽¹⁾	Output Enable High to Data High-Z	_	5	_	6	ns
Set Up Ti	mes		!	<u>.</u>	4	4
tSE	Clock Enable Setup Time	2	_	2.5	_	ns
tSA	Address Setup Time	2	_	2.5	—	ns
tSD	Data In Setup Time	2	_	2.5	_	ns
tsw	Write Enable Setup Time	2	—	2.5	—	ns
tsc	Chip Select Setup Time	2	—	2.5	—	ns
Hold Tim	es					
tHE	Clock Enable Hold Time	1	_	1	_	ns
tha	Address Hold Time	1		1	—	ns
thd	Data In Hold Time	1	_	1	—	ns
tHW	Write Enable Hold Time	1	—	1	—	ns
tHC	Chip Select Hold Time	1	_	1	_	ns

3618 drw 04

1. Transition is measured ±200mV from steady-state.

AC TEST CONDITIONS

Input Pulse Levels	0 to 3V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

AC TEST LOADS






Figure 1. AC Test Load



3618 drw 05

Figure 2. AC Test Load (for toHz, tCHz, tOLZ, and tDC1)

* Including scope and jig




TIMING WAVEFORM OF READ AND WRITE CYCLES⁽¹⁾

NOTES:

1. Dx represents the data for address Ax.

2. DATA_in and DATA_out together represent I/O(7:0).


TIMING WAVEFORM OF CEN OPERATION⁽¹⁾



NOTES:

1. Dx represents the data for address Ax.

2. DATA_in and DATA_out together represent I/O(7:0).




TIMING WAVEFORM OF \overline{CS} OPERATION⁽¹⁾

NOTES:

1. Dx represents the data for address Ax.

2. DATA_in and DATA_out together represent I/O(7:0).


TIMING WAVEFORM OF OE OPERATION



NOTES:

1. A read operation is assumed to be in progress.

ORDERING INFORMATION



3618 drw 08