Order this document by MCM69T618/D

64K x 18 Bit Synchronous Pipelined Cache Tag RAM

The MCM69T618 is a 1M-bit synchronous fast static RAM with integrated tag compare function. It is designed to address tag RAM for 512KB, 1MB, or 2MB secondary cache as well as to be used as a data RAM for 512KB caches. This device is organized as 64K words of 18 bits each. It integrates input registers, output registers, tag comparators, and high speed SRAM onto a single mono-lithic circuit for reduced parts count in cache tag RAM applications. Synchronous design allows precise cycle control with the use of an external clock (K). BiCMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.

Addresses (SA), data inputs (DQ), write enable (SW), and chip enable (SE0 and SE1) are all controlled through positive–edge–triggered noninverting registers. Data enable (DE) is sampled on the rising clock edge while output enable (G) and match output enable (MG) are asynchronous.

Write cycles are internally self-timed and initiated by the rising edge of the clock (K) input. This feature eliminates complex off-chip write pulse generation and provides increased timing flexibility for incoming signals.

For read cycles, pipelined SRAM output data is temporarily stored by an edge-triggered output register and then released to the output buffers at the next rising edge of clock (K).

Compare cycles begin as read cycles with output disabled, so compare data can be loaded into the input register. The comparator compares the read data with the registered input data, and a match signal is generated. The match output is also stored by an output register and released to the match output buffer at the next rising edge of clock (K).

The MCM69T618 operates from a single 3.3 V power supply and all inputs and outputs are LVTTL compatible.

- MCM69T618-5 = 5 ns Clock-to-Match / 10 ns cycle
- Single 3.3 V + 10%, 5% Power Supply
- Pipelined Data Comparator
- Pipelined Chip Enable and Write Enable for Data (DQ) Output Enable Path
- 64K x 18 Organization Supports Up to 2MB Cache
- Synchronous Data Input Register Load Enable (DE)
- Internally Self-Timed Write Cycle
- Asynchronous Data I/O Output Enable (G)
- Asynchronous Match Output Enable (MG)
- 100-Pin TQFP Package




MCM69T618




PDF REV 5- N pdf.d23/97.com



FUNCTIONAL BLOCK DIAGRAM



PIN ASSIGNMENT



PIN DESCRIPTIONS

Pin Locations	Symbol	Туре	Description
42	DE	Input	Data Enable Input: Latched on <u>the</u> rising clock edge, active low. The data input register is only updated when DE is low.
8, 9, 12, 13, 18, 19, 22, 23, 24, 58, 59, 62, 63, 68, 69, 72, 73, 74	DQ1 – DQ18	I/O	Synchronous Data I/O: For write cycles, registered on the rising clock edge. Two cycles after a read command, the read data is output on the DQ pins provided that G is low. On the same cycle of a write command, the write data is input on the DQ signals.
86	G	Input	Output Enable: Asynchronous pin, active low. \underline{G} must be low for read data to be output two cycles after a read command. If G is high, the data output DQ will remain in high impedance even if a read command occurs internally.
89	К	Input	Clock: All the signals except G and MG are controlled by the clock.
39	MATCH	Output	Two cycles after a compare cycle and if MG is low, MATCH will be high if the data presented to the DQ inputs matches the data stored in the RAM. MATCH will be low if the data does not match.
43	MG	Input	Match Output Enable: Asynchronous pin, active low. When MG is low, the MATCH output driver is on, otherwise the MATCH output driver is in high impedance.
32, 33, 34, 35, 36, 37, 44, 45, 46, 47, 48, 80, 81, 82, 99, 100	SA	Input	Synchronous Address Inputs: Registered on the rising clock edge. The address pins select one of the 64K tag entries.
97	SE0	Input	Synchronous Chip Enable: Registered on the rising clock edge, active high.
98	SE1	Input	Synchronous Chip Enable: Registered on the rising clock edge, active low.
87	SW	Input	Synchronous Write: Registered on the rising clock edge, active low. The SW input specifies whether a read or write cycle is to occur when the chip is enabled. A write command should not be issued within three cycles of a read command unless G is high or output drive contention may occur.
4, 11, 15, 20, 27, 41, 54, 61, 65, 70, 77, 91	VCC	Supply	Power Supply: 3.3 V + 10%, - 5%.
5, 10, 17, 21, 26, 38, 40, 55, 60, 67, 71, 76, 90	V _{SS}	Supply	Ground.
1, 2, 3, 6, 7, 14, 16, 25, 28, 29, 30, 31, 49, 50, 51, 52, 53, 56, 57, 64, 66, 75, 78, 79, 83, 84, 85, 88, 92, 93, 94, 95, 96	NC	_	No Connection: There is no connection to the chip.

TRUTH TABLE (See Notes 1 through 4)

Next Cycle	SE	sw	DE	MG	G	Match	DQ
Read	0	1	Х	Х	0	_	Data Out
Write	0	0	0	Х	1	_	Data In
Compare	0	1	0	0	1	Data Out	Data In
Fill Write	0	0	1	Х	1	_	High–Z
Deselected (Match Out)	1	Х	Х	0	Х	Data High	High–Z
Deselected	1	Х	Х	1	Х	High–Z	High–Z

NOTES:

1. <u>X =</u> Don't Care. 1 = logic high. 0 = logic low.

2. SE low is defined as $\overline{SE1} = 0$ and $\overline{SE0} = 1$. SE high is defined as $\overline{SE1} = 1$ or $\overline{SE0} = 0$.

3. G and MG are asynchronous signals and are not sampled by the clock K. G drives the bus immediately (t_{GLQX}) when G goes low.

4. On write cycles that follow read cycles, G must be negated prior to the start of the write cycle to ensure proper write data setup times. G must also remain negated at the completion of the write cycle to ensure proper write data hold times.

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	– 0.5 to + 4.6	V
Voltage Relative to V_{SS} for Any Pin Except V_{CC}	V _{in} , V _{out}	V _{CC} + 0.5	V
Output Current (per I/O)	l _{out}	± 20	mA
Package Power Dissipation	PD	1.6	W
Temperature Under Bias	T _{bias}	– 10 to + 85	°C
Storage Temperature	T _{stg}	– 55 to + 125	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high–impedance circuit.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

PACKAGE THERMAL CHARACTERISTICS (See Note 1)

Rating		Symbol	Мах	Unit	Notes
Junction to Ambient (@ 200 lfm)	Single–Layer Board Four–Layer Board		40 25	°C/W	2
Junction to Board (Bottom)		$R_{\theta JB}$	17	°C/W	3
Junction to Case (Top)		R _{θJC}	9	°C/W	4

NOTES:

1. Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, board population, and board thermal resistance.

2. Per SEMI G38-87.

3. Indicates the average thermal resistance between the die and the printed circuit board.

4. Indicates the average thermal resistance between the die and the case top surface via the cold plate method (MIL SPEC-883 Method 1012.1).

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 3.3 V + 10%, -5%, T_J = 20 to 110° C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages Referenced to V_{SS} = 0 V)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	VCC	3.135	3.3	3.6	V
Operating Temperature	Тj	20	_	110	°C
Input Low Voltage	VIL	- 0.5*	_	0.8	V
Input High Voltage	VIH	2.0	—	V _{CC} + 0.5**	V

 $\label{eq:VIL} \begin{array}{l} {}^* V_{IL} \geq - \ 1.5 \ V \ \text{for} \ t \leq t_{KHKH}/2. \\ {}^{**} V_{IH} \leq \ V_{CC} + \ 1.0 \ V \ \text{for} \ t \leq t_{KHKH}/2. \end{array}$

DC CHARACTERISTICS AND SUPPLY CURRENTS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Input Leakage Current (0 V \leq V _{in} \leq V _{CC})	l _{lkg(l)}	—	—	± 1	μΑ	
Output Leakage Current (0 V \leq V _{in} \leq V _{CC})	I _{lkg} (O)	—	-	± 1	μΑ	
AC Supply Current (Device Selected, All Outputs Open, All Inputs Toggling at $V_{in} \le V_{IL}$ or $\ge V_{IH}$ Cycle Time $\ge t_{KHKH}$ min)	ICCA	-	-	240	mA	
CMOS Standby Supply Current (Deselected, Clock (K) Cycle Time \ge t _{KHKH} , All Inputs Toggling at CMOS Levels V _{in} \le V _{SS} + 0.2 V or \ge V _{CC} - 0.2 V)	ISB1	_	_	130	mA	1
Clock Running Supply Current (Deselected, Clock (K) Cycle Time \ge t _{KHKH} , All Other Inputs Held to Static CMOS Levels V _{in} \le V _{SS} + 0.2 V or \ge V _{CC} - 0.2 V)	ISB2	_	_	45	mA	1
Output Low Voltage (I _{OL} = 8 mA)	VOL	—	-	0.4	V	
Output High Voltage (I _{OH} = - 4 mA)	VOH	2.4	—	_	V	

NOTE:

1. Device in deselected mode as defined by the Truth Table.

$\label{eq:capacitance} \textbf{CAPACITANCE} ~(f = 1.0 \text{ MHz}, \, dV = 3.0 \text{ V}, \, T_A = 25^{\circ}\text{C}, \, \text{Periodically Sampled Rather Than 100\% Tested})$

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance	C _{in}	_	3	5	pF
Input/Output Capacitance	C _{I/O}	—	6	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 3.3 V + 10%, - 5%, T_J = 20 to 110°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.5	/
Input Pulse Levels 0 to 3.0 V	/
Input Rise/Fall Time 3 n	s

READ/WRITE CYCLE TIMING (See Notes 1, 2, and 3)

			MCM69	T618–5		Notes
Parameter		Symbol	Min	Max	Unit	
Cycle Time		^t КНКН	10	—	ns	
Clock High Pulse Width		^t KHKL	3.5	—	ns	
Clock Low Pulse Width		^t KLKH	3.5	—	ns	
Clock High to Match Valid		^t KHMV	_	5	ns	
Clock Access Time		^t KHQV	—	5	ns	4
Output Enable to Output Valid		^t GLQV	_	5	ns	4
Match Output Enable to Match Valid		^t MGLMV	—	5	ns	4
Clock High to Output Active		^t KHQX1	0	—	ns	4, 5
Clock High to Output Change		^t KHQX2	1.5	—	ns	4
Clock High to Match Output Change		^t KHMX	1.5	—	ns	
Output Enable to Output Active		^t GLQX	0	—	ns	4, 5
Match Output Enable to Match Active		^t MGLMX	0	—	ns	4, 5
Output Disable to Q High-Z		^t GHQZ	_	5	ns	5, 6
Match Output Disable to Match High-Z		^t MGHMZ	_	5	ns	5
Clock High to Q High–Z		^t KHQZ	1.5	5	ns	5, 6
Da V	Iress ita In Write nable	^t AVKH ^t DVKH ^t WVKH ^t EVKH	2.5	_	ns	
Da V	lress ita In Write nable	^t KHAX ^t KHDX ^t KHWX ^t KHEX	0.5	—	ns	

NOTES:

1. "Write" applies to the \overline{SW} signal. "Enable" applies to $\overline{SE1}$, and \overline{DE} signals.

2. <u>All read and write cycle timings are referenced from K or G.</u>

3. \overline{G} is a don't care after write cycle begins. To prevent bus contention, \overline{G} should be negated prior to start of write cycle.

4. Tested per AC Test Load (See Figure 1).

5. This parameter is sampled and not 100% tested.

6. Measured at \pm 200 mV from steady state.





Figure 1. AC Test Loads


COMPARE/FILL WRITE CYCLES




* $\overline{\text{SE}}$ low = SE0 high and $\overline{\text{SE1}}$ low.

** During fill write sequence, tag entry is written with tag value retained in the data input register from the previous compare cycle.


READ/WRITE CYCLES



^{*} SE low = SE0 high and SE1 low.



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and *w* are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.



0.25 (0.010)


GAGE PLANE

R2

⊢∟ L1

VIEW AB

PACKAGE DIMENSIONS



NOTES:

 DIMENSIONING AND TOLERANCING PER ANSI Y14 5M 1982

- Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DATUM PLANE -H- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
- 4. DATUMS –A–, –B– AND –D– TO BE DETERMINED AT DATUM PLANE –H–.
- DIMENSIONS D AND E TO BE DETERMINED AT SEATING PLANE -C-.
- 6 DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 (0.010) PER SIDE. DIMENSIONS D1 AND B1 DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -H-.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE b DIMENSION TO EXCEED 0.45 (0.018).

	MILLIN	IETERS	INC	HES		
DIM	MIN	MAX	MIN	MAX		
Α		1.60		0.063		
A1	0.05	0.15	0.002	0.006		
A2	1.35	1.45	0.053	0.057		
b	0.22	0.38	0.009	0.015		
b1	0.22	0.33	0.009	0.013		
C	0.09	0.20	0.004	0.008		
c1	0.09	0.16	0.004	0.006		
D	22.00	BSC	0.866	BSC		
D1	20.00	BSC	0.787 BSC			
E	16.00	BSC	0.630 BSC			
E1	14.00	BSC	0.551	.551 BSC		
е	0.65	BSC	0.026 BSC			
L	0.45	0.75	0.018	0.030		
L1	1.00	REF	0.039	REF		
L2	0.50	REF	0.020	REF		
S	0.20		0.008			
R1	0.08		0.003			
R2	0.08	0.20	0.003	0.008		
θ	0 °	7°	0 °	7°		
θ1	0 °		0 °			
θ2	11 °	13 °	11 °	13°		
θ3	11 °	13 °	11 °	13°		

Mfax is a trademark of Motorola, Inc.

JAPAN: Nippon Motorola Ltd.: SPD, Strategic Planning Office, 141, 4-32-1 Nishi-Gotanda, Shagawa-ku, Tokyo, Japan. 03-5487-8488

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

CUSTOMER FOCUS CENTER: 1-800-521-6274

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado, 80217. 1-303-675-2140 or 1-800-441-2447

R1

 Mfax™: RMFAX0@email.sps.mot.com
 - TOUCHTONE 1-602-244-6609

 Motorola Fax Back System
 - US & Canada ONLY 1-800-774-1848

A2

Δ1

- http://sps.motorola.com/mfax/

HOME PAGE: http://motorola.com/sps/

(A) MOTOROLA