
29319.47C

A3949

DMOS Full-Bridge Motor Driver



ABSOLUTE MAXIMUM RATINGS

Load Supply Voltage	
V _{BB}	36 V
V_{BB} (Peak < 2 μ s)	
Output Current, I _{OUT} (Repetitive) ¹	
Sense Voltage, V _{SENSE}	
Logic Input Voltage, V _{IN}	
Package Power Dissipation, P _D	
A3949SLB ²	52°C / W
A3949SLP ³	34°C / W
Operating Temperature Range	
Ambient Temperature, T _A	20°C to +85°C
Junction Temperature, T	
Storage Temperature, T _s	

¹Output current rating may be limited by duty cycle, ambient temperature, and heat sinking. Under any set of conditions, DO NOT exceed the specified I_{OUT} or T_J.

²Measured on a typical two-sided PCB with 2 in.² copper ground plane.

³Measured on a JEDEC-standard "High-K" 4-layer PCB.

dzsc.com

Designed for PWM (pulse width modulated) control of dc motors, the A3949 is capable of peak output currents to ± 2.8 A and operating voltages to 36 V.

PHASE and ENABLE input terminals are provided for use in controlling the speed and direction of a dc motor with externally applied PWM control signals. Internal synchronous rectification control circuitry is provided to reduce power dissipation during PWM operation.

Internal circuit protection includes thermal shutdown with hysteresis, undervoltage monitoring of $V_{\rm BB}$ and $V_{\rm CP}$, and crossover current protection

The A3949 is supplied in a choice of two power packages, a 16-pin plastic SOIC with a copper batwing tab (part number suffix LB), and a low profile (1.1mm) 16-pin TSSOP (suffix LP) with exposed power tab. Both packages are available in a lead-free version (100% matte tin leadframe).


FEATURES

- Single supply operation
- Very small outline package
- \blacksquare Low $R_{DS(ON)}$ outputs
- Sleep function
- Internal UVLO
- Crossover current protection
- Thermal shutdown protection

Use the following complete part numbers when ordering:

Part Number	Package	Description
A3949SLB	16-pin, SOIC	Copper batwing tab
A3949SLB-T	16-pin, SOIC	Copper batwing tab; Lead-free
A3949SLP	16-pin, TSSOP	Exposed thermal pad
A3949SLP-T	16-pin, TSSOP	Exposed thermal pad; Lead-free

Functional Block Diagram



Control Logic Table


PHASE	ENABLE	MODE	SLEEP	OUTA	OUTB	Function	
1	1	Χ	1	Н	L	Forward	
0	1	Χ	1	L	Н	Reverse	
Х	0	1	1	L	L	Brake (slow decay)	
1	0	0	1	L	Н	Fast decay SR*	
0	0	0	1	Н	L	Fast decay SR*	
Х	Х	Х	0	Hi-Z	Hi-Z	Sleep mode	

^{*} To prevent reversal of current during fast decay SR (synchronous rectification), the outputs go to the high impedance state as the current approaches zero.

A3949 Data Sheet DMOS Full-Bridge Motor Driver A3949

ELECTRICAL CHARACTERISTICS at $T_A = 25$ °C, $V_{BB} = 8$ V to 36 V (unless otherwise noted)

Characteristics	Symbol	Test Conditions	Min.	Тур.	Max.	Units
	R _{DSON}	Source driver, $I_{OUT} = -2.8 \text{ A}$, $T_{J} = 25^{\circ}\text{C}$	_	.4	.48	Ω
Output-On Resistance		Source driver, $I_{OUT} = -2.8 \text{ A}$, $T_{J} = 125^{\circ}\text{C}$	_	.68	_	Ω
		Sink driver, I _{OUT} = 2.8 A, T _J = 25°C	_	.3	.43	Ω
		Sink driver, $I_{OUT} = -2.8 \text{ A}$, $T_J = 125^{\circ}\text{C}$	_	.576	_	Ω
Pady Diada Farward Valtage	.,	Source diode, I _F = -2.8 A	_	1.1	1.3	V
Body Diode Forward Voltage	V _F	Sink diode, I _F = 2.8 A	_	1	1.3	V
		f _{PWM} < 50 kHz	_	6	8.5	mA
Motor Supply Current	l _{BB}	Charge pump turned on; outputs disabled	_	3	4.5	mA
		Sleep mode	_	_	10	μA
Logic Input Voltage	V _{IN(1)}		2.0	_	_	V
PHASE, ENABLE, MODE	V _{IN(0)}		_	_	0.8	V
Logic Input Voltage	V _{IN(1)}		2.7	_	_	V
SLEEP	V _{IN(0)}		_	_	0.8	V
Logic Input Current	I _{IN(1)}	V _{IN} = 2.0 V	_	< 1.0	20	μA
PHASE, MODE pins	I _{IN(0)}	V _{IN} = 0.8 V	_	< -2.0	-20	μA
Logic Input Current	I _{IN(1)}	V _{IN} = 2.0 V	_	40	100	μA
ENABLE pin	I _{IN(0)}	V _{IN} = 0.8 V	_	16	40	μA
Logic Input Current	I _{IN(1)}	V _{IN} = 2.7 V	_	27	50	μA
SLEEP pin	I _{IN(0)}	V _{IN} = 0.8 V	_	< 1	10	μA
Drangation Daloy Times	t _{pd}	From PWM change to source or sink turn on	_	600	_	ns
Propagation Delay Times		From PWM change to source or sink turn off	_	100	_	ns
Crossover Delay	t _{COD}		_	500	_	ns
Protection Circuitry						
UVLO Enable Threshold		VBB rising	_	6	_	V
UVLO Hysteresis			_	250	_	mV
Thermal Shutdown Temp.	T _J		_	170	_	°C
Thermal Shutdown Hysteresis	$\Delta T_{_{ m J}}$		1	15		°C



Functional Description

VREG. This supply voltage is used to operate the sinkside DMOS outputs. VREG is internally monitored and in the case of a fault condition, the outputs of the device are disabled. The VREG pin should be decoupled with a $0.22~\mu F$ capacitor to ground.

Charge Pump. The charge pump is used to generate a supply above VBB to drive the source-side DMOS gates. A 0.1 uF ceramic monolithic capacitor should be connected between CP1 and CP2 for pumping purposes. A 0.1 uF ceramic monolithic capacitor should be connected between VCP and VBB to act as a reservoir to run the high side DMOS devices. The VCP voltage is internally monitored, and in the case of a fault condition, the outputs of the device are disabled.

Shutdown. In the event of a fault due to excessive junction temperature, or low voltage on VCP or VREG, the outputs of the device are disabled until the fault condition is removed. At power-up, the UVLO circuit disables the drivers.

Sleep Mode. Control input SLEEP is used to minimize power consumption when the A3949 is not in use. This disables much of the internal circuitry, including the low-side gate supply and the charge pump. A logic low on this pin puts the device into Sleep mode. A logic high allows normal operation. After coming out of Sleep mode, the user should wait 1 ms before applying PWM signals, to allow the charge pump to stabilize.

Braking. The braking function is implemented by driving the device in slow decay mode via the MODE pin, and applying an enable chop command. Because it is possible to drive current in both directions through the DMOS switches, this configuration effectively shorts out the motor-generated BEMF, as long as the enable chop mode is asserted on the ENABLE pin. The maximum current can be approximated by V_{REME} / R_I. Care should be taken to insure that the maximum ratings of the device are not exceeded in worse case braking situations of high speed and high inertial loads.




Terminal List Table

	B	Number			
Name	Description	TSSOP-16	SOIC-16		
N/C	Not used	1	1		
MODE	Logic input	2	2		
PHASE	Logic input for direction control	3	3		
GND	Ground	4*	4*		
SLEEP	Logic input	5	5		
ENABLE	Logic input	6	6		
OUTA	Output A for full bridge	7	7		
SENSE	Power return	8	8		
VBB	Load supply voltage	9	9		
OUTB	Output B for full bridge	10	10		
CP1	Charge pump capacitor	11	11		
CP2	Charge pump capacitor	12	12		
GND	Ground	13*	13*		
VCP	Reservoir capacitor	14	14		
VREG	Low side gate supply decoupler	15	15		
N/C	Not used	16	16		

^{*}For the TSSOP package, connect pins 4 and 13 to the exposed thermal pad via the PCB layout. In the SOIC package, the pins are internally connected.


A3949SLB 16-Pin Batwing SOIC



Metric dimensions (mm) in brackets, for reference only

Leads 4 and 13 are connected inside the device package.

A3949SLP 16-Pin TSSOP



Dimensions in millimeters
U.S. Customary dimensions (in.) in brackets, for reference only

A Exposed thermal pad (bottom surface)

No internal connection of leads for thermal dissipation.

NOTES:

- 1. Exact body and lead configuration at vendor's option within limits shown.
- 2. Lead spacing tolerance is non-cumulative.

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copyright©2003, 2004 AllegroMicrosystems, Inc.

