## INTEGRATED CIRCUITS

# DATA SHEET

# TDA4685 Video processor with automatic cut-off control

Product specification
Supersedes data of May 1993
File under Integrated Circuits, IC02

1997 Jun 20








**TDA4685** 

#### **FEATURES**

- Operates from an 8 V DC supply
- Black level clamping of the colour difference, luminance and RGB input signals with coupling-capacitor DC level storage
- Two analog RGB inputs, selected either by fast switch signals or via I<sup>2</sup>C-bus; brightness and contrast control of both RGB inputs
- Saturation, contrast, brightness and white adjustment via I<sup>2</sup>C-bus
- Same RGB output black levels for Y/CD and RGB input signals
- Timing pulse generation from either a 2 or 3-level sandcastle pulse for clamping, vertical synchronization and cut-off timing pulses
- Automatic cut-off control or clamped output selectable via I<sup>2</sup>C-bus
- Automatic cut-off control with picture tube leakage current compensation
- Cut-off measurement pulses after end of the vertical blanking pulse or end of an extra vertical flyback pulse
- Two switch-on delays to prevent discolouration before steady-state operation
- · Average beam current and peak drive limiting
- PAL/SECAM or NTSC matrix selection via I2C-bus
- Emitter-follower RGB output stages to drive the video output stages
- I<sup>2</sup>C-bus controlled DC output e.g. for hue-adjust of NTSC (multistandard) decoders.

## **GENERAL DESCRIPTION**

The TDA4685 is a monolithic integrated circuit with a luminance and a colour difference interface for video processing in TV receivers. Its primary function is to process the luminance and colour difference signals from a colour decoder which is equipped e.g. with the multistandard decoder TDA4655 or TDA9160 plus delay line TDA4661 and the Picture Signal Improvement (PSI) IC, TDA467X, or from a feature module.



- Luminance and negative colour difference signals
- 2 or 3-level sandcastle pulse for internal timing pulse generation
- I<sup>2</sup>C-bus data and clock signals for microcontroller control.

Two sets of analog RGB colour signals can also be inserted, e.g. one from a peritelevision connector and the other from an on-screen display generator. The TDA4685 includes full I<sup>2</sup>C-bus control of all parameters and functions with automatic cut-off control of the picture tube cathode currents. It provides RGB output signals for the video output stages.

The TDA4685 is a simplified, pin compatible (except for pin 18) version of the TDA4680. The module address via I<sup>2</sup>C-bus can be used for both ICs; where a function is not included in the TDA4685 the I<sup>2</sup>C-bus command is not executed. The differences with the TDA4680 are:

- No automatic white level control; the white levels are determined directly by the I<sup>2</sup>C-bus data
- RGB reference levels for automatic cut-off control are not adjustable via I<sup>2</sup>C-bus
- · Clamping delay is fixed
- Only contrast and brightness adjust for the RGB input signals
- The measurement lines are triggered either by the trailing edge of the vertical component of the sandcastle pulse or by the trailing edge of an optional external vertical flyback pulse (on pin 18), according to which occurs first.

The TDA4686 is like TDA4685 but intended for double line frequency application.

#### ORDERING INFORMATION

TYPE NUMBER		PACKAGE	
ITPE NUMBER	NAME	DESCRIPTION	VERSION
TDA4685	DIP28	plastic dual in-line package; 28 leads (600 mil)	SOT117-1



## Video processor with automatic cut-off control


**TDA4685** 

## **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>P</sub>	supply voltage (pin 5)	7.2	8.0	8.8	V
Ι <sub>P</sub>	supply current (pin 5)	_	60	_	mA
V <sub>8(p-p)</sub>	luminance input (peak-to-peak value)	_	0.45	_	V
V <sub>6(p-p)</sub>	-(B - Y) input (peak-to-peak value)	_	1.33	_	V
V <sub>7(p-p)</sub>	-(R - Y) input (peak-to-peak value)	_	1.05	_	V
V <sub>14</sub>	3-level sandcastle pulse				
	H+V	_	2.5	_	V
	н	_	4.5	_	V
	BK	_	8.0	_	V
	2-level sandcastle pulse				
	H+V	_	2.5	_	V
	BK	_	4.5	_	V
V <sub>i(p-p)</sub>	RGB input signals at pins 2, 3, 4, 10, 11 and 12	_	0.7	_	V
	(peak-to-peak value)				
$V_{o(b-w)}$	RGB outputs at pins 24, 22 and 20 (black-to-white value)	_	2.0	_	V
T <sub>amb</sub>	operating ambient temperature	0	_	70	°C

**TDA4685** 

## **BLOCK DIAGRAM**



4


1997 Jun 20

## Video processor with automatic cut-off control

**TDA4685** 

## **PINNING**

SYMBOL	PIN	DESCRIPTION
FSW <sub>2</sub>	1	fast switch 2 input
R <sub>2</sub>	2	red input 2
G <sub>2</sub>	3	green input 2
B <sub>2</sub>	4	blue input 2
V <sub>P</sub>	5	supply voltage
-(B - Y)	6	colour difference input –(B – Y)
-(R - Y)	7	colour difference input –(R – Y)
Υ	8	luminance input
GND	9	ground
R <sub>1</sub>	10	red input 1
G <sub>1</sub>	11	green input 1
B <sub>1</sub>	12	blue input 1
FSW <sub>1</sub>	13	fast switch 1 input
SC	14	sandcastle pulse input
BCL	15	average beam current limiting input
C <sub>PDL</sub>	16	storage capacitor for peak drive limiting
C <sub>L</sub>	17	storage capacitor for leakage current
VFB	18	vertical flyback pulse input
CI	19	cut-off measurement input
B <sub>O</sub>	20	blue output
Св	21	blue cut-off storage capacitor
Go	22	green output
C <sub>G</sub>	23	green cut-off storage capacitor
Ro	24	red output
C <sub>R</sub>	25	red cut-off storage capacitor
HUE	26	hue control output
SDA	27	I <sup>2</sup> C-bus serial data input;
		acknowledge output
SCL	28	I <sup>2</sup> C-bus serial clock input



1997 Jun 20

5

## Video processor with automatic cut-off control

**TDA4685** 

#### I<sup>2</sup>C-BUS PROTOCOL

#### Control

The I<sup>2</sup>C-bus transmitter provides the data bytes to select and adjust the following functions and parameters:

- · Brightness adjust
- · Saturation adjust
- · Contrast adjust
- DC output e.g. for hue control
- · RGB gain adjust
- · Peak drive limiting level adjust
- Selects either 3-level or 2-level (5 V) sandcastle pulse
- · Enables cut-off control; enables output clamping
- Selects either PAL/SECAM or NTSC matrix
- Enables/disables synchronization of the execution of I<sup>2</sup>C-bus commands with the vertical blanking interval
- Enables Y/CD, RGB<sub>1</sub> or RGB<sub>2</sub> input.

#### I<sup>2</sup>C-bus transmitter and data transfer

I<sup>2</sup>C-BUS SPECIFICATION

The I<sup>2</sup>C-bus is a bidirectional, two-wire, serial data bus for intercommunication between ICs in an equipment. The microcontroller transmits data to the I<sup>2</sup>C-bus receiver in the TDA4685 over the serial data line SDA (pin 27) synchronized by the serial clock line SCL (pin 28). Both lines are normally connected to a positive voltage supply through pull-up resistors. Data is transferred when the SCL line is LOW. When SCL is HIGH the serial data line SDA must be stable. A HIGH-to-LOW transition of the SDA line when SCL is HIGH is defined as a START bit. A LOW-to-HIGH transition of the SDA line when SCL is HIGH is defined as a STOP bit.

Each transmission must start with a START bit and end with a STOP bit. The bus is busy after a START bit and is only free again after a STOP bit has been transmitted.

I<sup>2</sup>C-BUS RECEIVER (MICROCONTROLLER WRITE MODE)

Each transmission to the I<sup>2</sup>C-bus receiver consists of at least three bytes following the START bit. Each byte is acknowledged by an acknowledge bit immediately following each byte. The first byte is the Module Address (MAD) byte, also called slave address byte. This includes the module address, 1000100 for the TDA4685. The TDA4685 is a slave receiver (R/W = 0), therefore the module address byte is 10001000 (88H; see also Fig.3).

The length of a data transmission is unrestricted, but the module address and the correct subaddress must be transmitted before the data byte(s). The order of data transmission is shown in Figs 4 and 5.


Without auto-increment (BREN = 0 or 1) the module address (MAD) byte is followed by a SubAddress (SAD) byte and one data byte only (see Fig.4).


1997 Jun 20


6

## Video processor with automatic cut-off control

**TDA4685** 







## Video processor with automatic cut-off control

**TDA4685** 

#### **AUTO-INCREMENT**

The auto-increment format enables quick slave receiver initialization by one transmission, when the  $I^2C$ -bus control bit BREN = 0 (see control register bits of Table 1). If BREN = 1 auto-increment is not possible.

If the auto-increment format is selected, the MAD byte is followed by a SAD byte and by the data bytes of consecutive subaddresses (see Fig.5).

All subaddresses from 00H to 0FH are automatically incremented, the subaddress counter wraps round from 0FH to 00H. Reserved subaddresses 07H, 08H, 09H, 0BH, 0EH and 0FH are treated as legal but have no effect. Subaddresses outside the range 00H and 0FH are not acknowledged by the device.

Subaddresses are stored in the TDA4685 to address the following parameters and functions (see Table 1):

- · Brightness adjust
- · Saturation adjust
- · Contrast adjust
- · Hue control voltage
- · RGB gain adjust
- · Peak drive limiting adjust
- · Control register functions.

The data bytes D7 to D0 (see Table 1) provide the data of the parameters and functions for video processing.

CONTROL REGISTER 1

NMEN (NTSC Matrix Enable):

0 = PAL/SECAM matrix

1 = NTSC matrix.

BREN (Buffer Register Enable):

0 = new data is executed as soon as it is received

1 = data is stored in buffer registers and is transferred to the data registers during the next vertical blanking interval.

The I<sup>2</sup>C-bus receiver does not accept any new data until this data is transferred into the data registers.

SC5 (SandCastle 5 V):

0 = 3-level sandcastle pulse

1 = 2-level (5 V) sandcastle pulse.

**CONTROL REGISTER 2** 

FSON2 (Fast Switch 2 ON).

FSDIS2 (Fast Switch 2 Disable).

FSON1 (Fast Switch 1 ON).

FSDIS1 (Fast Switch 1 Disable).

The RGB input signals are selected by FSON2 and FSON1 or  $FSW_2$  and  $FSW_1$ :

- FSON2 has priority over FSON1
- FSW<sub>2</sub> has priority over FSW<sub>1</sub>
- FSDIS1 and FSDIS2 disable FSW<sub>1</sub> and FSW<sub>2</sub> (see Table 2).

BCOF (Black level Control Off):

0 = automatic cut-off control enabled

1 = automatic cut-off control disabled; RGB outputs are clamped to fixed DC levels.

When the supply voltage has dropped below approximately 6.0 V (usually occurs when the TV receiver is switched on or the supply voltage is interrupted) all data and function bits are set to 01H.

1997 Jun 20

8

## Video processor with automatic cut-off control

**TDA4685** 

Table 1 Subaddress (SAD) and data bytes; note 1

FUNCTION	SAD	MSB							LSB
FUNCTION	(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Brightness	00	0	0	A05	A04	A03	A02	A01	A00
Saturation	01	0	0	A15	A14	A13	A12	A11	A10
Contrast	02	0	0	A25	A24	A23	A22	A21	A20
Hue control voltage	03	0	0	A35	A34	A33	A32	A31	A30
Red gain	04	0	0	A45	A44	A43	A42	A41	A40
Green gain	05	0	0	A55	A54	A53	A52	A51	A50
Blue gain	06	0	0	A65	A64	A63	A62	A61	A60
Reserved	07	0	0	Х	Х	Х	Х	Х	Х
Reserved	08	0	0	Х	Х	Х	Х	Х	Х
Reserved	09	0	0	Х	Х	Х	Х	Х	Х
Peak drive limit	0A	0	0	AA5	AA4	AA3	AA2	AA1	AA0
Reserved	0B	Х	Х	Х	Х	Х	Х	Х	Х
Control register 1	0C	SC5	Х	BREN	Х	NMEN	Х	Х	Х
Control register 2	0D	Х	Х	Х	BCOF	FSDIS2	FSON2	FSDIS1	FSON1
Reserved	0E	Х	Х	Х	Х	Х	Х	Х	Х
Reserved	0F	Х	Х	Х	Х	Х	Х	Х	Х

## Note

9

1997 Jun 20

<sup>1.</sup> X = don't care, but for software compatibility with other or future video ICs it is recommended to set all X to logic 0.

## Video processor with automatic cut-off control

**TDA4685** 

Table 2 Signal input selection by the fast source switches; notes 1 to 4

I <sup>2</sup> C	-BUS CO	NTROL E	BITS	ANALOG SWITCH SIGNALS		IN	IPUT SELECTE	:D
FSON2	FSDIS2	FSON1	FSDIS1	FSW <sub>2</sub> (PIN 1)	FSW <sub>1</sub> (PIN 13)	RGB₂	RGB₁	Y/CD
L	L	L	L	L	L			ON
				L	Н		ON	
				Н	X	ON		
L	L	L	Н	L	X			ON
				Н	X	ON		
L	L	Н	Х	L	X		ON	
				Н	X	ON		
L	Н	L	L	X	L			ON
				X	Н		ON	
L	Н	L	Н	X	X			ON
L	Н	Н	Х	X	Х		ON	
Н	Х	X	Х	X	X	ON		

## **Notes**

- 1. H: logic HIGH implies that the voltage >0.9 V.
- 2. L: logic LOW implies that the voltage <0.4 V.
- 3. X = don't care.
- 4. ON indicates the selected input signal.

## **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V <sub>P</sub>	supply voltage (pin 5)	_	8.8	V
Vi	input voltage (pins 1 to 8, 10 to 13, 16, 21, 23 and 25)	-0.1	+V <sub>P</sub>	V
	input voltage (pins 15, 18 and 19)	-0.7	V <sub>P</sub> + 0.7	V
	input voltage (pins 27 and 28)	-0.1	+8.8	V
V <sub>14</sub>	sandcastle pulse voltage	-0.7	V <sub>P</sub> + 5.8	V
l <sub>av</sub>	average current (pins 20, 22 and 24)	-10	+4	mA
I <sub>M</sub>	peak current (pins 20, 22 and 24)	-20	+4	mA
I <sub>26</sub>	output current	-8	+0.6	mA
T <sub>stg</sub>	storage temperature	-20	+150	°C
T <sub>amb</sub>	operating ambient temperature	0	70	°C
P <sub>tot</sub>	total power dissipation	_	1.2	W

## Video processor with automatic cut-off control

TDA4685

## **CHARACTERISTICS**

All voltages are measured in test circuit of Fig.9 with respect to GND (pin 9);  $V_P = 8.0 \text{ V}$ ;  $T_{amb} = 25 \,^{\circ}\text{C}$ ; nominal signal amplitudes (black-to-white) at output pins 24, 22 and 20; nominal settings of brightness, contrast, saturation and white level control; without beam current or peak drive limiting; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply (pin	5)		1		•	-
$V_P$	supply voltage		7.2	8.0	8.8	V
l <sub>P</sub>	supply current		_	60	_	mA
Colour diffe	erence inputs [–(B – Y): pin 6; –(R – Y	): pin 7]			•	
V <sub>6(p-p)</sub>	-(B - Y) input (peak-to-peak value)	notes 1 and 2	_	1.33	_	V
V <sub>7(p-p)</sub>	-(R - Y) input (peak-to-peak value)	notes 1 and 2	_	1.05	_	V
V <sub>6,7</sub>	internal DC bias voltage	at black level clamping	_	4.1	_	V
I <sub>6,7</sub>	input current	during line scan	_	_	0.1	μΑ
		at black level clamping	100	_	_	μΑ
R <sub>6,7</sub>	input resistance		10	_	_	ΜΩ
Luminance	/sync (VBS; Y: pin 8)				•	•
$V_{i(p-p)}$	luminance input voltage at pin 8 (peak-to-peak value)	note 2	_	0.45	_	V
V <sub>8(bias)</sub>	internal DC bias voltage	at black level clamping	_	4.1	_	V
I <sub>8</sub>	input current	during line scan	_	_	0.1	μΑ
		at black level clamping	100	_	_	μΑ
R <sub>8</sub>	input resistance		10	_	_	ΜΩ
RGB input	1 (R <sub>1</sub> : pin 10; G <sub>1</sub> : pin 11; B <sub>1</sub> : pin 12)					
V <sub>i(p-p)</sub>	input voltage at pins 10, 11 and 12 (peak-to-peak value)	note 2	_	0.7	_	V
V <sub>10/11/12(bias)</sub>	internal DC bias voltage	at black level clamping	_	5.7	_	V
I <sub>10/11/12</sub>	input current	during line scan	_	_	0.1	μΑ
		at black level clamping	100	_	_	μΑ
R <sub>10/11/12</sub>	input resistance		10	_	_	ΜΩ
RGB input 2	2 (R <sub>2</sub> : pin 2, G <sub>2</sub> : pin 3, B <sub>2</sub> : pin 4)					
V <sub>i(p-p)</sub>	input voltage at pins 2, 3 and 4 (peak-to-peak value)	note 2	_	0.7	_	V
V <sub>2/3/4</sub>	internal DC bias voltage	at black level clamping	_	5.7	_	V
I <sub>2/3/4</sub>	input current	during line scan	_	_	0.1	μΑ
		at black level clamping	100	_	_	μΑ
R <sub>2/3/4</sub>	input resistance		10	_	_	ΜΩ

## Video processor with automatic cut-off control

TDA4685

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Fast signal	switch FSW <sub>1</sub> (pin 13) to select Y, CD o	or R <sub>1</sub> , G <sub>1</sub> , B <sub>1</sub> inputs (cor	itrol bits: se	e Table 2)		
V <sub>13</sub>	voltage to select Y and CD		_	_	0.4	V
	voltage to select R <sub>1</sub> , G <sub>1</sub> , B <sub>1</sub>		0.9	_	5.0	V
R <sub>13</sub>	internal resistance to ground		_	4.0	_	kΩ
Δt	difference between transit times for signal switching and signal insertion		_	_	10	ns
Fast signal	switch FSW $_2$ (pin 1) to select Y, CD/R $_1$	, G <sub>1</sub> , B <sub>1</sub> or R <sub>2</sub> , G <sub>2</sub> , B <sub>2</sub> in	puts (cont	rol bits: see	Table 2)	
V <sub>1</sub>	voltage to select Y, CD/R <sub>1</sub> , G <sub>1</sub> , B <sub>1</sub>		_	_	0.4	V
	voltage to select R <sub>2</sub> , G <sub>2</sub> , B <sub>2</sub>		0.9	_	5.0	V
R <sub>1</sub>	internal resistance to ground		_	4.0	_	kΩ
Δt	difference between transit times for signal switching and signal insertion		-	_	10	ns
	te 00H for minimum saturation]		_			
	saturation below maximum	at 23H at 00H; f = 100 kHz	-  -	5	_ _	dB dB
and data by  d <sub>s</sub> Contrast ad  maximum c  00H for min	saturation below maximum just [acts on internal RGB signals uncontrast); data byte 3FH for maximum imum contrast]	at 00H; f = 100 kHz der I <sup>2</sup> C-bus control; su contrast, data byte 22H	– baddress (	50 D2H (bit responds contras	– solution 1	dB .5% of a byte
and data by  d <sub>s</sub> Contrast ad maximum c	saturation below maximum just [acts on internal RGB signals uncontrast); data byte 3FH for maximum	at 00H; f = 100 kHz	- baddress ( I for nomir	50 <b>)2H (bit re</b> s	– solution 1	dB .5% of
and data by  ds  Contrast ad maximum c 00H for min  dc  Brightness of maximum	saturation below maximum just [acts on internal RGB signals uncontrast); data byte 3FH for maximum imum contrast]	at 00H; f = 100 kHz  der I <sup>2</sup> C-bus control; succontrast, data byte 22H  at 22H  at 00H  under I <sup>2</sup> C-bus control;	- baddress ( I for nomin - - subaddres	50 D2H (bit respond contrast	- solution 1 it and data - - resolution	dB .5% of a byte  dB dB dB
and data by  d <sub>s</sub> Contrast ad maximum c  00H for min  d <sub>c</sub> Brightness of maximum data byte 00	saturation below maximum  just [acts on internal RGB signals uncontrast); data byte 3FH for maximum imum contrast]  contrast below maximum  adjust [acts on internal RGB signals uncontrast); data byte 3FH for maximum brightness]	at 00H; f = 100 kHz  der I <sup>2</sup> C-bus control; sucontrast, data byte 22H  at 22H  at 00H  under I <sup>2</sup> C-bus control; such brightness, data byte	- baddress ( I for nomin - - subaddres	50 D2H (bit responded to 5) 22 S 00H (bit or nominal	- solution 1 it and data - - resolution	dB .5% of a byte  dB dB dB a 1.5% as and
and data by  ds  Contrast ad maximum c  00H for min  dc  Brightness of maximum data byte 00  dbr	saturation below maximum  just [acts on internal RGB signals uncontrast); data byte 3FH for maximum imum contrast]  contrast below maximum  adjust [acts on internal RGB signals uncontrast below maximum  brightness); data byte 3FH for maximum brightness]  black level shift of nominal signal amplitude referred to cut-off	at 00H; f = 100 kHz  der I <sup>2</sup> C-bus control; su contrast, data byte 22H  at 22H  at 00H  under I <sup>2</sup> C-bus control; num brightness, data to  at 3FH  at 00H	baddress ( I for nomin  subaddres byte 26H for	50 D2H (bit respondence of the secondence of the	solution 1 t and data  resolutior brightnes  (blue); data	dB .5% of a byte  dB dB dB s a 1.5% as and
and data by  ds  Contrast ad maximum c  00H for min  dc  Brightness of maximum data byte 00  dbr	saturation below maximum  just [acts on internal RGB signals uncontrast); data byte 3FH for maximum imum contrast]  contrast below maximum  adjust [acts on internal RGB signals uncontrast below maximum  adjust [acts on internal RGB signals uncontrast below maximum  brightness); data byte 3FH for maximum brightness]  black level shift of nominal signal amplitude referred to cut-off measurement level  tiometers [under I²C-bus control; substitution below maximum]	at 00H; f = 100 kHz  der I <sup>2</sup> C-bus control; su contrast, data byte 22H  at 22H  at 00H  under I <sup>2</sup> C-bus control; num brightness, data to  at 3FH  at 00H	baddress ( I for nomin  subaddres byte 26H for	50 D2H (bit respondence of the secondence of the	solution 1 t and data  resolutior brightnes  (blue); data	dB .5% of a byte  dB dB dB s a 1.5% as and
and data by  ds  Contrast ad maximum c  00H for min  dc  Brightness of maximum data byte 00  dbr  White poten 3FH for max	saturation below maximum  just [acts on internal RGB signals uncontrast); data byte 3FH for maximum imum contrast]  contrast below maximum  adjust [acts on internal RGB signals uncontrast below maximum  adjust [acts on internal RGB signals uncontrast below maximum  brightness); data byte 3FH for maximum brightness]  black level shift of nominal signal amplitude referred to cut-off measurement level  tiometers [under I²C-bus control; subtimum gain; data byte 19H for nominal	at 00H; f = 100 kHz  der I <sup>2</sup> C-bus control; su contrast, data byte 22H  at 22H  at 00H  under I <sup>2</sup> C-bus control; num brightness, data to  at 3FH  at 00H	baddress ( I for nomin  subaddres byte 26H for	50 D2H (bit respondence of the secondence of the	solution 1 t and data  resolutior brightnes  (blue); data	dB .5% of a byte  dB dB dB s a 1.5% as and

## Video processor with automatic cut-off control

TDA4685

X. UNIT
4
V
V
%
V
V
V
mA
Ω
-
dB
dB
dB
dB
V
V
5.8 V
V
5.8 V
μΑ
μs

## Video processor with automatic cut-off control

TDA4685

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Vertical flyk	pack (pin 18); note 6		•	•		
V <sub>18</sub>	vertical flyback pulse	for LOW	_	_	2.5	V
		for HIGH	4.5	_	_	V
	internal voltage	pin 18 open-circuit; note 7	-	5.0	_	V
I <sub>18</sub>	input current		_	_	5	μΑ
Average be	am current limiting (pin 15); note 8					
V <sub>c(15)</sub>	contrast reduction starting voltage		_	4.0	_	V
$\Delta V_{c(15)}$	voltage difference for full contrast reduction		-	-2.0	_	V
V <sub>br(15)</sub>	brightness reduction starting voltage		_	2.5	_	V
$\Delta V_{br(15)}$	voltage difference for full brightness reduction		-	-1.6	_	V
control; sul	limiting voltage [pin 16; internal peak baddress 0AH]; note 9		acts on	KGB outpu		
$V_{20,22,24}$	minimum RGB output voltages	at 00H		_	3.0	V
	maximum RGB output voltages	at 3FH	7.0	_	_	V
I <sub>16</sub>	charge current			<u>-1</u>	_	μΑ
	discharge current	during peak white		5	_	mA
V <sub>16</sub>	internal voltage limitation		4.5	_	_	V
V <sub>c(16)</sub>	contrast reduction starting voltage		_	4.0	_	V
$\Delta V_{c(16)}$	voltage difference for full contrast reduction		_	-2.0	_	V
V <sub>br(16)</sub>	brightness reduction starting voltage		_	2.5	_	V
$\Delta V_{br(16)}$	voltage difference for full brightness reduction		-	-1.6	_	V
Automatic (	cut-off control (pin 19); notes 6 and 10	to 12; see Fig.7				
V <sub>19</sub>	external voltage		_	_	V <sub>P</sub> – 1.4	V
I <sub>19</sub>	output current		_	_	-60	μΑ
	input current		150	_	_	μΑ
	additional input current	switch-on delay 1	_	0.5	_	mA
V <sub>24,22,20</sub>	monitor pulse amplitude (under I <sup>2</sup> C-bus control; subaddress 0AH)	switch-on delay 1; note 11	-	V <sub>pdl</sub> – 1.0	_	V
V <sub>19(th)</sub>	voltage threshold for picture tube cathode warming up	switch-on delay 1	-	4.5	_	V
V <sub>ref</sub>	internally controlled voltage	during leakage measurement period	-	2.7	_	V
$\Delta V_{19}$	difference between V <sub>MEAS</sub> (cut-off measurement voltage) and V <sub>ref</sub>		-	1.0	_	V

## Video processor with automatic cut-off control

TDA4685

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Cut-off stor	rage (pins 25, 23 and 21)	•	•			•
I <sub>21,23,25</sub>	charge and discharge currents	during cut-off measurement lines	-	0.3	_	mA
	input currents of storage inputs	outside measurement time	_	-	0.1	μΑ
Storage of	leakage information (pin 17)		•	,	•	
I <sub>17</sub>	charge and discharge currents	during leakage measurement period	-	0.4	_	mA
	leakage current	outside measurement time	-	-	0.1	μА
V <sub>17</sub>	threshold voltage for reset to switch-on state		-	2.5	_	V
	l (under l <sup>2</sup> C-bus control; subaddress of tage and data byte 00H for minimum		maximum	voltage; d	ata byte 2	0H for
$V_{26}$	output voltage	at 3FH	4.8	_	_	V
		at 20H	_	3.0	_	V
		at 00H	_	_	1.2	V
l <sub>int</sub>	current of the internal current source at pin 26		500	_	_	μΑ
I <sup>2</sup> C-bus rec	eiver clock SCL (pin 28)					
f <sub>SCL</sub>	input frequency range		0	_	100	kHz
V <sub>IL</sub>	LOW-level input voltage		_	_	1.5	V
V <sub>IH</sub>	HIGH-level input voltage		3.0	_	6.0	V
I <sub>IL</sub>	LOW-level input current		_	_	-10	μΑ
I <sub>IH</sub>	HIGH-level input current		_	_	10	μΑ
t <sub>L</sub>	clock pulse LOW		4.7	_	_	μs
t <sub>H</sub>	clock pulse HIGH		4.0	_	_	μs
t <sub>r</sub>	rise time		_	_	1.0	μs
t <sub>f</sub>	fall time		_	_	0.3	μs
I <sup>2</sup> C-bus rec	eiver data input/output SDA (pin 27)		•	•	•	•
V <sub>IL</sub>	LOW-level input voltage		_	_	1.5	V
V <sub>IH</sub>	HIGH-level input voltage		3.0	_	6.0	V
   <sub> L</sub>	LOW-level input current		_	_	-10	μΑ
I <sub>IH</sub>	HIGH-level input current		_	_	10	μΑ
I <sub>OL</sub>	LOW-level output current		3.0	_	_	mA
	· ·	1		+	1.0	
t <sub>r</sub>	rise time		<b> </b> -	<b>  -</b>	1.0	μδ
t <sub>f</sub>	rise time fall time		-	-	0.3	μs μs

## Video processor with automatic cut-off control

TDA4685

#### Notes to the characteristics

- 1. The values of the -(B-Y) and -(R-Y) colour difference input signals are for a 75% colour-bar signal.
- 2. The pins are capacitively coupled to a low ohmic source, with a recommended maximum output impedance of 600  $\Omega$ .
- 3. The white potentiometers affect the amplitudes of the RGB output signals.
- 4. The RGB outputs at pins 24, 22 and 20 are emitter followers with current sources.
- 5. Sandcastle pulses are compared with internal threshold voltages independent of V<sub>P</sub>. The threshold voltages separate the components of the sandcastle pulse. The particular component is generated when the voltage on pin 14 exceeds the defined internal threshold voltage.

The internal threshold voltages (control bit SC5 = 0) are:

- 1.5 V for horizontal and vertical blanking pulses
- 3.5 V for horizontal pulses
- 6.5 V for the burst key pulse.

The internal threshold voltages (control bit SC5 = 1) are:

- 1.5 V for horizontal and vertical blanking pulses
- 3.5 V for the burst key pulse.
- 6. Vertical signal blanking is determined by the vertical component of the sandcastle pulse. The leakage and the RGB cut-off measurement lines are positioned in the first four complete lines after the end of the vertical component. In this case, the RGB output signals are blanked until the end of the last measurement line; see Fig.7a. If an extra vertical flyback pulse VFB is applied to pin 18, the four measurement lines start in the first complete line after the end of the VFB pulse; see Fig.7b. In this case, the output signals are blanked either until the end of the last measurement line or until the end of the vertical component of the sandcastle pulse, according to which occurs last.
- 7. If no VFB pulse is applied, pin 18 can be left open-circuit or connected to V<sub>P</sub>. If pin 18 is always LOW neither automatic cut-off control nor output clamping can happen.
- 8. Average beam current limiting reduces the contrast, at minimum contrast it reduces the brightness.
- 9. Peak drive limiting reduces the RGB outputs by reducing the contrast, at minimum contrast it reduces the brightness. The maximum RGB outputs are determined via the I<sup>2</sup>C-bus under subaddress 0AH. When an RGB output exceeds the maximum voltage, peak drive limiting is delayed by one horizontal line.
- 10. During leakage current measurement, the RGB channels are blanked to ultra-black level. During cut-off measurement one channel is set to the measurement pulse level, the other channels are blanked to ultra-black. Since the brightness adjust shifts the colour signal relative to the black level, the brightness adjust is disabled during the vertical blanking interval (see Figs 6 and 7).
- 11. During picture cathode warming up (first switch-on delay) the RGB outputs (pins 24, 22 and 20) are blanked to the ultra-black level during line scan. During the vertical blanking interval a white-level monitor pulse is fed out on the RGB outputs and the cathode currents are measured. When the voltage threshold on pin 19 is greater than 4.5 V, the monitor pulse is switched off and cut-off control is activated (second switch-on delay). As soon as cut-off control stabilizes, RGB output blanking is removed.
- 12. Range of cut-off measurement level at the RGB outputs is 1 to 5 V. The recommended value is 3 V.
- 13. The hue control output at pin 26 is an emitter follower with current source.

## Video processor with automatic cut-off control

TDA4685

Table 3 Demodulator axes and amplification factors


PARAMETER	NTSC	PAL
(B – Y)* demodulator axis	0°	0°
(R – Y)* demodulator axis	115°	90°
(R – Y)* amplification factor	1.97	1.14
(B - Y)* amplification factor	2.03	2.03

Table 4 PAL/SECAM and NTSC matrix; note 1

MATRIX	NMEN		
PAL/SECAM	0		
NTSC	1		


#### Note

1. PAL/SECAM signals are matrixed by the equation:  $V_{G-Y} = -0.51V_{R-Y} - 0.19V_{B-Y}$  NTSC signals are matrixed by the equations (hue phase shift of -5 degrees):  $V_{R-Y^*} = 1.57V_{R-Y} - 0.41V_{B-Y}$ ;  $V_{G-Y^*} = -0.43V_{R-Y} - 0.11V_{B-Y}$ ;  $V_{B-Y^*} = V_{B-Y}$  In the matrix equations:  $V_{R-Y}$  and  $V_{B-Y}$  are conventional PAL demodulation axes and amplitudes at the output of the NTSC demodulator.  $V_{G-Y^*}$ ,  $V_{R-Y^*}$  and  $V_{B-Y^*}$  are the NTSC modified colour difference signals; this is equivalent to the demodulator axes and amplification factors shown in Table 3.  $V_{G-Y^*} = -0.27V_{R-Y^*} - 0.22V_{B-Y^*}$ .




## Video processor with automatic cut-off control

TDA4685




**TDA4685** 

## INTERNAL PIN CONFIGURATION



**TDA4685** 

## **TEST AND APPLICATION INFORMATION**




**TDA4685** 

## **PACKAGE OUTLINE**

DIP28: plastic dual in-line package; 28 leads (600 mil)

SOT117-1



## DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	Мн	w	Z <sup>(1)</sup> max.
mm	5.1	0.51	4.0	1.7 1.3	0.53 0.38	0.32 0.23	36.0 35.0	14.1 13.7	2.54	15.24	3.9 3.4	15.80 15.24	17.15 15.90	0.25	1.7
inches	0.20	0.020	0.16	0.066 0.051	0.020 0.014	0.013 0.009	1.41 1.34	0.56 0.54	0.10	0.60	0.15 0.13	0.62 0.60	0.68 0.63	0.01	0.067

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT117-1	051G05	MO-015AH				<del>92-11-17</del> 95-01-14	

## Video processor with automatic cut-off control

TDA4685

#### **SOLDERING**

#### Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011).

#### Soldering by dipping or by wave

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact

with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ( $T_{stg\ max}$ ). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

#### Repairing soldered joints

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

#### **DEFINITIONS**

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	

#### Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

#### **Application information**

Where application information is given, it is advisory and does not form part of the specification.

## LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

#### **PURCHASE OF PHILIPS I2C COMPONENTS**



Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

## Video processor with automatic cut-off control

TDA4685

**NOTES** 

## Philips Semiconductors – a worldwide company

Argentina: see South America

Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113,

Tel. +61 2 9805 4455, Fax. +61 2 9805 4466

Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213,

Tel. +43 1 60 101. Fax. +43 1 60 101 1210

Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6,

220050 MINSK, Tel. +375 172 200 733, Fax. +375 172 200 773

Belgium: see The Netherlands Brazil: see South America

Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor,

51 James Bourchier Blvd., 1407 SOFIA Tel. +359 2 689 211, Fax. +359 2 689 102

Canada: PHILIPS SEMICONDUCTORS/COMPONENTS,

Tel. +1 800 234 7381

China/Hong Kong: 501 Hong Kong Industrial Technology Centre,

72 Tat Chee Avenue, Kowloon Tong, HONG KONG,

Tel. +852 2319 7888, Fax. +852 2319 7700

Colombia: see South America Czech Republic: see Austria

Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S,

Tel. +45 32 88 2636, Fax. +45 31 57 1949 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615800, Fax. +358 9 61580/xxx

France: 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex,

Tel. +33 1 40 99 6161. Fax. +33 1 40 99 6427

Germany: Hammerbrookstraße 69, D-20097 HAMBURG,

Tel. +49 40 23 53 60, Fax. +49 40 23 536 300

Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS,

Tel. +30 1 4894 339/239, Fax. +30 1 4814 240

India: Philips INDIA Ltd, Shivsagar Estate, A Block, Dr. Annie Besant Rd.

Worli, MUMBAI 400 018, Tel. +91 22 4938 541, Fax. +91 22 4938 722

Indonesia: see Singapore

Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200

Israel: RAPAC Electronics, 7 Kehilat Saloniki St, TEL AVIV 61180,

Tel. +972 3 645 0444, Fax. +972 3 649 1007

Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 20124 MILANO, Tel. +39 2 6752 2531, Fax. +39 2 6752 2557

Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108,

Tel. +81 3 3740 5130, Fax. +81 3 3740 5077

Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415

Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR,

Tel. +60 3 750 5214, Fax. +60 3 757 4880

Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,

Tel. +9-5 800 234 7381 Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,

Tel. +31 40 27 82785, Fax. +31 40 27 88399

New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,

Tel. +64 9 849 4160, Fax. +64 9 849 7811 Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341

Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474

Poland: UI. Lukiska 10, PL 04-123 WARSZAWA, Tel. +48 22 612 2831, Fax. +48 22 612 2327

Portugal: see Spain Romania: see Italy

Russia: Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW,

Tel. +7 095 247 9145, Fax. +7 095 247 9144

Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231,

Tel. +65 350 2538, Fax. +65 251 6500

Slovakia: see Austria Slovenia: see Italy

South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale,

2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000,

Tel. +27 11 470 5911, Fax. +27 11 470 5494

South America: Rua do Rocio 220, 5th floor, Suite 51, 04552-903 São Paulo, SÃO PAULO - SP, Brazil, Tel. +55 11 821 2333, Fax. +55 11 829 1849

Spain: Balmes 22, 08007 BARCELONA Tel. +34 3 301 6312, Fax. +34 3 301 4107

Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,

Tel. +46 8 632 2000, Fax. +46 8 632 2745

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH,

Tel. +41 1 488 2686, Fax. +41 1 481 7730

Taiwan: PHILIPS TAIWAN Ltd., 23-30F, 66 Chung Hsiao West Road, Sec. 1, P.O. Box 22978, TAIPEI 100, Tel. +886 2 382 4443, Fax. +886 2 382 4444

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd. 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260,

Tel. +66 2 745 4090, Fax. +66 2 398 0793

Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL,

Tel. +90 212 279 2770, Fax. +90 212 282 6707

Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7,

252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax. +44 181 754 8421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,

Tel. +1 800 234 7381 Uruguay: see South America

Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,

Tel. +381 11 625 344, Fax.+381 11 635 777

For all other countries apply to: Philips Semiconductors, Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

Internet: http://www.semiconductors.philips.com

© Philips Electronics N.V. 1996

SCA52

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

547047/05/03/pp24

Date of release: 1997 Jun 20

Document order number: 9397 750 01837





