
### A6833

### DABiC-5 32-Bit Serial Input Latched Sink Drivers





#### **ABSOLUTE MAXIMUM RATINGS**

| Output Voltage, V <sub>OUT</sub>      | 30 V                                |
|---------------------------------------|-------------------------------------|
| Logic Supply Voltage, V <sub>DD</sub> | 7 <b>V</b>                          |
| Input Voltage Range, V <sub>IN</sub>  | 0.3 V to V <sub>DD</sub> +0.3 V     |
| Continuous Output Current (each outpu | t), I <sub>OUT</sub> <b>125 m</b> A |
| Package Power Dissipation, PD         |                                     |
| A6833SA                               | 3.5 W*                              |
| A6833SEP                              | 2.5 W*                              |
| Operating Temperature Range           |                                     |
| Ambient Temperature, T <sub>A</sub>   | –20°C to +85°C                      |
| Storage Temperature, T <sub>S</sub>   | –55°C to +150°C                     |
| *Derate linearly to 0W at +150°C.     |                                     |

Caution: CMOS devices have input-static protection, but are susceptible to damage when exposed to extremely high static-electrical charges.

dzsc.com

Designed to reduce logic supply current, chip size, and system cost, the A6833 integrated circuits offer high-speed operation for thermal printers. These devices can also be used to drive multiplexed LED displays or incandescent lamps within their 125 mA peak output current rating. The combination of bipolar and MOS technologies gives the A6833 smart power ICs an interface flexibility beyond the reach of standard buffers and power driver circuits.

These 32-bit drivers have bipolar open-collector npn Darlington outputs, a CMOS data latch for each of the drivers, a 32-bit CMOS shift register, and CMOS control circuitry. The high-speed CMOS shift registers and latches allow operation with most microprocessor-based systems. Use of these drivers with TTL may require input pull-up resistors to ensure an input logic high. CMOS serial data outputs permit cascading for applications requiring additional drive lines.

The A6833 is supplied in a 44-lead plastic chip carrier (quad pack), intended for surface mounting on solder lands with 0.050 in. (1.27 mm) centers. These devices are lead (Pb) free, with 100% matte tin plated leadframes.

#### **FEATURES**

- 3.3 V to 5 V logic supply range
- To 10 MHz data input rate
- 30 V minimum output breakdown
- Darlington current-sink outputs
- Low-power CMOS logic and latches
- Schmitt trigger inputs for improved noise immunity

#### APPLICATIONS

- Thermal printheads
- Multiplexed LED displays
- Incandescent lamps




Use the following complete part numbers when ordering:


| Part Number | Pins | Package |
|-------------|------|---------|
| A6833SEP-T  | 44   | PLCC    |




#### Functional Block Diagram



Typical Input Circuit



Typical Output Driver



#### **ELECTRICAL CHARACTERISTICS**<sup>1</sup> Unless otherwise noted: $T_A = 25^{\circ}C$ , logic supply operating voltage $V_{dd} = 3.0 \text{ V to } 5.5 \text{ V}$

|                                      |                        |  | $V_{dd} = 3.3 V$ |        |      | '    |        |      |       |
|--------------------------------------|------------------------|--|------------------|--------|------|------|--------|------|-------|
| Characteristic                       | Symbol                 | Test Conditions                              | Min.             | Тур.   | Max. | Min. | Тур.   | Max. | Units |
| Output Leakage Current               | I <sub>CEX</sub>       | V <sub>OUT</sub> = 30 V                      | _                | _      | 10   | -    | _      | 10   | μA    |
| Collector–Emitter Saturation         | V                      | I <sub>OUT</sub> = 50 mA                     | _                | _      | 0.7  | -    | _      | 0.7  | ٧     |
| Voltage                              | V <sub>CE(SAT)</sub>   | I <sub>OUT</sub> = 100 mA                    | -                | _      | 1.0  | -    | _      | 1.0  | V     |
| Input Voltage                        | V <sub>IN(1)</sub>     |  | 2.2              | _      | -    | 3.3  | _      | -    | V     |
| Imput voltage                        | V <sub>IN(0)</sub>     |  | -                | -      | 1.1  | -    | _      | 1.7  | V     |
| Input Current                        | I <sub>IN(1)</sub>     | $V_{IN} = V_{DD}$                            | _                | < 0.01 | 1.0  | -    | < 0.01 | 1.0  | μA    |
| Imput Guirent                        | I <sub>IN(0)</sub>     | V <sub>IN</sub> = 0 V                        | -                | <-0.01 | -1.0 | -    | <-0.01 | -1.0 | μΑ    |
| Serial Data Output Voltage           | V <sub>OUT(1)</sub>    | I <sub>OUT</sub> = -200 μA                   | 2.8              | 3.05   | -    | 4.5  | 4.75   | -    | V     |
| Serial Data Output Voltage           | V <sub>OUT(0)</sub>    | I <sub>OUT</sub> = 200 μA                    | _                | 0.15   | 0.3  | -    | 0.15   | 0.3  | V     |
| Maximum Clock Frequency <sup>2</sup> | f <sub>c</sub>         |  | 10               | _      | -    | 10   | _      | _    | MHz   |
| Logic Supply Current                 | I <sub>DD(1)</sub>     | One output on, I <sub>OUT</sub> = 100 mA     | -                | _      | 2.0  | -    | _      | 2.0  | mA    |
| Logic Supply Current                 | I <sub>DD(0)</sub>     | All outputs off                              | _                | _      | 100  | -    | _      | 100  | μA    |
| Output Enable-to-Output Delay        | t <sub>dis(BQ)</sub>   | V <sub>CC</sub> = 50 V, R1 = 500 Ω, C1≤30 pF | _                | _      | 1.0  | -    | _      | 1.0  | μs    |
| Output Enable-to-Output Delay        | t <sub>en(BQ)</sub>    | V <sub>CC</sub> = 50 V, R1 = 500 Ω, C1≤30 pF | -                | _      | 1.0  | -    | _      | 1.0  | μs    |
| Strobe-to-Output Delay               | t <sub>p(STH-QL)</sub> | V <sub>CC</sub> = 50 V, R1 = 500 Ω, C1≤30 pF | -                | _      | 1.0  | -    | _      | 1.0  | μs    |
| Strobe-to-Output Delay               | t <sub>p(STH-QH)</sub> | V <sub>CC</sub> = 50 V, R1 = 500 Ω, C1≤30 pF | _                | _      | 1.0  | -    | _      | 1.0  | μs    |
| Output Fall Time                     | t <sub>f</sub>         | V <sub>CC</sub> = 50 V, R1 = 500 Ω, C1≤30 pF | _                | _      | 500  | _    | _      | 500  | ns    |
| Output Rise Time                     | t <sub>r</sub>         | V <sub>CC</sub> = 50 V, R1 = 500 Ω, C1≤30 pF | _                | _      | 500  | _    | _      | 500  | ns    |
| Clock-to-Serial Data Out Delay       | t <sub>p(CH-SQX)</sub> | I <sub>OUT</sub> = ±200 μA                   | _                | 50     | _    | _    | 50     | _    | ns    |

<sup>&</sup>lt;sup>1</sup>Positive (negative) current is defined as conventional current going into (coming out of) the specified device pin.

#### Truth Table

| Serial        |                | Shift Register Contents |                |                |  |                  |                  | Serial           |                 | Latch Contents |                |                |  |                    | Output         | Output Contents |                |                |                  |   |                  |                |
|---------------|----------------|-------------------------|----------------|----------------|--|------------------|------------------|------------------|-----------------|----------------|----------------|----------------|--|--------------------|----------------|-----------------|----------------|----------------|------------------|---|------------------|----------------|
| Data<br>Input | Clock<br>Input | ı                       | l <sub>2</sub> | l <sub>3</sub> |  | I <sub>N-1</sub> | I <sub>N</sub>   | Data<br>Output   | Strobe<br>Input | I <sub>1</sub> | l <sub>2</sub> | l <sub>3</sub> |  | I <sub>N-1</sub>   | I <sub>N</sub> | Enable<br>Input | I <sub>1</sub> | l <sub>2</sub> | . I <sub>3</sub> |   | I <sub>N-1</sub> | I <sub>N</sub> |
| Н             | ۲              | Н                       | R <sub>1</sub> | $R_2$          |  | R <sub>N-2</sub> | R <sub>N-1</sub> | R <sub>N-1</sub> |                 |                |                |                |  |                    |                |                 |                |                |                  |   |                  |                |
| L             | 7              | L                       | $R_1$          | $R_2$          |  | R <sub>N-2</sub> | R <sub>N-1</sub> | R <sub>N-1</sub> |                 |                |                |                |  |                    |                |                 |                |                |                  |   |                  |                |
| X             | l              | R <sub>1</sub>          | $R_2$          | $R_3$          |  | R <sub>N-1</sub> | $R_N$            | R <sub>N</sub>   |                 |                |                |                |  |                    |                |                 |                |                |                  |   |                  |                |
|               |                | Х                       | Х              | Х              |  | Χ                | Х                | Х                | L               | R <sub>1</sub> | R <sub>2</sub> | R <sub>3</sub> |  | R <sub>N-1</sub>   | R <sub>N</sub> |                 |                |                |                  |   |                  |                |
|               |                | P <sub>1</sub>          | P <sub>2</sub> | P <sub>3</sub> |  | P <sub>N-1</sub> | P <sub>N</sub>   | P <sub>N</sub>   | Н               | P <sub>1</sub> | P <sub>2</sub> | P <sub>3</sub> |  | P <sub>N-1</sub> I | $P_N$          | Н               | P <sub>1</sub> | Р              | <sub>2</sub> P   | 3 | P <sub>N-1</sub> | P <sub>N</sub> |
|               |                |                         |                |                |  |                  |                  |                  |                 | Х              | Χ              | Χ              |  | Х                  | Χ              | L               | Н              | Н              | Н                |   | Н                | Н              |

L = Low Logic Level

<sup>&</sup>lt;sup>2</sup>Operation at a clock frequency greater than the specified minimum value is possible but not warranteed.

H = High Logic Level


X = Irrelevant

P = Present State

R = Previous State

### Timing Requirements and Specifications

(Logic Levels are V<sub>DD</sub> and Ground)



| Key | Description  | Symbol              | Time (ns) |
|-----|--|---------------------|-----------|
| Α   | Data Active Time Before Clock Pulse (Data Set-Up Time) | t <sub>su(D)</sub>  | 25        |
| В   | Data Active Time After Clock Pulse (Data Hold Time)    | t <sub>h(D)</sub>   | 25        |
| С   | Clock Pulse Width                                      | t <sub>w(CH)</sub>  | 50        |
| D   | Time Between Clock Activation and Strobe               | t <sub>su(C)</sub>  | 100       |
| Е   | Strobe Pulse Width                                     | t <sub>w(STH)</sub> | 50        |

NOTE: Timing is representative of a 10 MHz clock. Higher speeds may be attainable; operation at high temperatures will reduce the specified maximum clock frequency.


Serial Data present at the input is transferred to the shift register on the logical 0 to logical 1 transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to the respective latch when the STROBE is high (serial-to-parallel conversion). The

latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the OUTPUT ENABLE input be low during serial data entry.


When the OUTPUT ENABLE input is low, the output sink drivers are disabled (OFF). The information stored in the latches is not affected by the OUTPUT ENABLE input. With the OUTPUT ENABLE input high, the outputs are controlled by the state of their respective latches.

#### A6833SEP




#### A6833SEP

Dimensions in Inches (controlling dimensions)



### Dimensions in Millimeters (for reference only)



NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.

2. Lead spacing tolerance is non-cumulative.

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copyright©2003, 2004, 2005 AllegroMicrosystems, Inc.

