

H/V PROCESSOR FOR TTL V.D.U

HORIZONTAL SECTION

- SYNCHRONIZATION INPUT : TTL COMPATIBLE, NEGATIVE EDGE TRIGGERED
- SYNCHRONIZATION INDEPENDENT FROM DUTY CYCLE TIME
- OSCILLATOR : FREQUENCY RANGE FROM 15kHz to 100kHz
- HORIZONTAL OUTPUT PULSE SHAPER AND SHIFTER
- PHASE COMPARATOR BETWEEN SYNCHRO AND OSCILLATOR (PLL1)
- PHASE COMPARATOR BETWEEN FLYBACK AND OSCILLATOR (PLL2)
- INTERNAL VOLTAGE REGULATOR
- DC COMPATIBLE CONTROLS FOR PHASE AND FREQUENCY
- HORIZONTAL OUTPUT DUTY CYCLE : 41%


VERTICAL SECTION

- SYNCHRONIZATION INPUT : TTL COMPATIBLE, NEGATIVE EDGE TRIGGERED
- SYNCHRONIZATION INDEPENDENT FROM DUTY CYCLE TIME
- OSCILLATOR : FREQUENCY RANGE FROM 30Hz to 120Hz
- RAMP GENERATOR WITH VARIABLE GAIN STAGE
- VERTICAL RAMP VOLTAGE REFERENCE
- INTERNAL VOLTAGE REGULATOR
- DC COMPATIBLE CONTROLS FOR FREQUENCY, AMPLITUDE AND LINEARITY


DESCRIPTION

The TDA9102C/T is a monolithic integrated circuit for horizontal and vertical sync processing in monochrome and color video displays driven by input TTL compatible signals.

The TDA9102C/T is supplied in a 20 pin dual in line package with pin 11 connected to ground and used for heatsinking.




PIN CONNECTIONS



9102T-01.EPS

BLOCK DIAGRAM



9102T-02.EPS

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_S	Supply Voltage	18	V
V_{SYNC}	Sync Input Peak Voltage	+ V_S	V
I_{OH}	Output Sinking Peak Current (Pin 7 ; $t < 3\mu s$)	2	A
I_{15}	Output Current (Pin 15)	- 10	mA
I_{19}	Output Current (Pin 19)	- 10	mA
P_{tot}	Total power dissipation ($T_{amb} < 70^\circ C$)	1	W
T_{stg} , T_j	Storage and Junction Temperature	- 40, + 150	$^\circ C$

9102T-01.TBL

THERMAL DATA

Symbol	Parameter	Value	Unit
$R_{th(j-a)}$	Junction-ambient Thermal Resistance	80	$^\circ C/W$

9102T-02.TBL

ELECTRICAL CHARACTERISTICS

($T_{amb} = 25^\circ C$, $V_S = 12V$, refer to the test circuits, unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
HORIZONTAL SECTION						
V_S	Supply Voltage Range		10.5	12	15.5	V
I_S	Supply Current			40	70	mA
V_1	Voltage Reference at Pin 1	$I_1 = 0.5mA$	3.2	3.5	3.8	V
I_1	Current at Pin 1		- 1			mA
V_2	Voltage Swing at Pin 2		3.7	4	4.3	V_{PP}
K_0	Free Running Frequency Constant	$f_0 = 1/(K_0 \times R1 \times C2)$	2.8	3.04	3.2	
$ V_3 - V_1 $	Control Voltage Range	(See technical note 1)	1.6	2.5		V
$ I_3 $	Peak Control Current			3		mA
K_3	Gain Phase Comparator ϕ_1 $K_3 = 2 \times I_3 / 360$			17		$\frac{\mu A}{degree}$
V_4	Sync Threshold Input (neg. edge)	<ul style="list-style-type: none"> ● Sync high ● Sync low 	2		8 0.8	V V
I_4	Current at Pin 4	<ul style="list-style-type: none"> ● Input high ● Input low 	- 10		10	μA μA
T_4	Input Pulse Duration $T = 1/f_H$	@ $f_H = 27.64kHz$	1		0.9T	μs
V_5	Monostable Threshold		5.6	6	6.4	V
t_5	Internal Pulse Width ($t_5 = C5 \times V_5 / I_5$)	$C5 = 220 pF$ (see technical note 2)		3.6		μs
t_7	Output Pulse Duration (low) - $T = 1/f_H$	$f_H = 27kHz$ $f_H = 70kHz$	0.38T 0.35T	0.41T 0.39T	0.44T 0.43T	μs μs
$V_7 sat$	Output Saturation Voltage	$I_7 = 600 mA$		1.2	2.5	V
t_D	Permissible delay between output pulse leading edge and flyback pulse leading edge (for keeping a constant duty cycle) ; $T = \frac{1}{f_H}$	See technical note 4 @ $f_H = 27kHz$	0.41 T - t_{FLY}			s
I_{FLY}	Flyback Input Current at Pin 8	<ul style="list-style-type: none"> ● Flyback On ● Flyback Off 	0.7 -1		2	mA mA
V_8	Clamp voltage at Pin 8	<ul style="list-style-type: none"> ● $I_8 = 1mA$ ● $I_8 = - 1mA$ 	0.6		- 0.6	V V
I_8	Current for switching low the output pulse		0.7		2	mA
$ I_9 $	Peak control current			0.9		mA

9102T-03.TBL

TDA9102C/T

ELECTRICAL CHARACTERISTICS (continued)

($T_{amb} = 25^{\circ}\text{C}$, $V_S = 12\text{V}$, refer to the test circuits, unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
--------	-----------	-----------------	------	------	------	------

HORIZONTAL SECTION

K_9	Phase sensitivity at Pin 9	(See technical note 3)		67.5		$\frac{\text{degree}}{\text{V}}$
V_{10}	Control voltage range		0.5		4.5	V
K_{10}	Phase control sensitivity at Pin 10		20	22.5	25	$\frac{\text{degree}}{\text{V}}$
HADJ	Horizontal phase adjustment for V_{10} varying from 0.5 to 4.5V (27.64kHz)	Zero degree phase: flyback centered on the middle of the pulse at Pin 5	- 45		+ 45	degree
K_1	Phase jitter constant (jitter = $\frac{K_1}{10^6 \cdot f_H}$)			100	150	ppm
K_2	Frequency drift versus supply voltage $K_2 = \frac{dF \cdot 10^6}{dV \cdot f_H}$	$V_S = 10.5\text{V}$ to 15.5V			400	$\frac{\text{ppm}}{\text{V}}$

VERTICAL SECTION

V_{12}	Voltage reference at Pin 12		3.2	3.5	3.8	V
$\frac{I_{13}}{I_{12}}$	Current gain at Pin 13	$I_{12} = 100\mu\text{A}$ ($I_{12} \text{ max.} = 200\mu\text{A}$)	0.94	1	1.06	
V_{13}	Typical Vertical Sawtooth Amplitude (Pin 13) for Center Frequency	To be adjusted by I_{12}		4		V_{PP}
t_{FALL}	Discharge time at Pin 13	$C_{18} = 0.22 \mu\text{F}$, $V_{13} = 4V_{PP}$		10	22	μs
f_{VL}	Maximum Vertical Frequency	Vertical Sync Low $C_{Pin 13} = 220\text{nF}$, $R_{Pin 12} = 58\text{k}\Omega$		84		Hz
f_{VH}	Minimum Vertical Frequency	Vertical Sync High $C_{Pin 13} = 220\text{nF}$, $R_{Pin 12} = 58\text{k}\Omega$		56		Hz
K_{14}	Synchro window constant $t_s = \frac{K_{14}}{f_V}$	(See technical note 6)		0.333		
V_{14}	Sync input threshold (negative edge)	<ul style="list-style-type: none"> ● Sync high ● Sync Low 	2		8 0.8	V V
I_{14}	Current at Pin 14	<ul style="list-style-type: none"> ● Input high ● Input Low $V_{14} = 0.8\text{V}$ 	- 10		10	μA μA
t_{14}	Input pulse duration $T = \frac{1}{f_V}$	@ $f_V = 64.75\text{Hz}$	10		0.5T	μs
V_{15}	Average value of voltage on Pin 15	$V_{13} = 4V_{PP}$, $V_{16} = 2.5\text{V}$		4		V
I_{15}	Output current at Pin 15				1	mA
K_{15}	Buffer gain constant at Pin 15 $V_{15PP} = K_{15} \cdot V_{13PP}$	$V_{16} = 2.5\text{V}$		0.95		
K_{16}	Buffer variable gain constant at Pin 15 : $K_{16} = \frac{\Delta V_{15PP}}{\Delta V_{16} \cdot V_{13PP}}$	$2.5\text{V} < V_{16} < 4.5\text{V}$ $0.5\text{V} < V_{16} < 2.5\text{V}$		0.1 0.1		V^{-1} V^{-1}
I_{16}	Input bias current at Pin 16	$V_{16} = 0.5\text{V}$	- 50			μA
I_{17}	Input bias current at Pin 17	$V_{17} = 4.5\text{V}$			50	μA
V_{18}	Average voltage at Pin 18 : $V_{18} = 2 + \frac{V_{18PP}}{2}$	$V_{17} = 3.5\text{V}$, R_{18} not connected		3		V
K_{18}	Linearity correction constant : $K_{18} = \frac{\Delta V_{18PP}}{\Delta V_{17}}$	$V_{13PP} = 4\text{V}$, $1.5\text{V} < V_{17} < 4.5\text{V}$		1		
V_{19}	Voltage reference at Pin 19	(See technical note 5)	7.6	8	8.4	V
I_{19}	Current at Pin 19				2	mA


9102T-04.TBL

ELECTRICAL CHARACTERISTICS (continued)

($T_{amb} = 25^{\circ}C$, $V_S = 12V$, refer to the test circuits, unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
VERTICAL SECTION						
K ₁₇	Frequency drift versus supply voltage $K_{17} = \frac{dF \cdot 10^6}{dV \cdot f_V}$	$V_S = 10.5V$ to $15.5V$			300	$\frac{ppm}{V}$

Technical note 1



$f_H(nom) = 26.8 \text{ kHz}$

$R_1 = 6.8k \Omega$

$R_2 = 56 \text{ k}\Omega$

$C_2 = 1.8 \text{ nF}$

$$f_{pull-in} = f_H(nom) \frac{|V_3 - V_1| / R_2}{V_1 / R_1} = f_H(nom) \frac{I_f}{I_o} \quad (A)$$

where: $V_1 = 3.5V$ and $|V_3 - V_1|$ is the control voltage range.

The voltage at Pin 3 is limited by two clamping diodes at the voltage V_{3H} and V_{3L} .

When the PLL1 is synchronized and perfectly tuned, $V_3 = V_1$.

Remark: The value of C_2 influences the horizontal oscillator free running frequency; it doesn't effect the relative pull-in range. If the horizontal frequency is changed by using R_1 , the pull-in range changes accordingly with the formula (A).

Technical note 2

The internal pulse " t_5 ", is generated by the current generator " I_5 " charging the external capacitor " C_5 ", according with the formula (B):

$$t_5 = \frac{C_5 \cdot V_5}{I_5} \quad (B), \quad t_5 = \frac{T_H}{12} \quad \text{is recommended.}$$

Technical note 3

$K_9 = 67.5$ degrees/volt represents the slope of the oscillator charging period of the waveform at Pin 2:

$$K_9 = \frac{360 \times 0.75}{4} \frac{\text{degree}}{V}$$


Technical note 4

The second PLL can recover the storage of horizontal output stage maintaining a constant duty cycle till the trailing edge of the output pulse gets the trailing edge of the flyback pulse. From this point on, only the leading edge of the output pulse will be shifted covering a total phase shift of: $0.30T$; overcoming this value, it will produce a notch in the output pulse (@ $f_H = 27kHz$).

Technical note 5

The voltage reference at Pin 19 can be used to polarize the DC operating point of the vertical booster. This voltage corresponds to the double of the mean value voltage of the vertical sawtooth at Pin 13.

Technical note 6




$$\frac{V_H - V_L}{t_s} = \frac{V_H - V_{LL}}{1/f_v}$$

$$t_s = \frac{(V_H - V_L)}{(V_H - V_{LL})} \frac{1}{f_v} = \frac{K_{14}}{f_v}$$

TDA9102C/T


APPLICATION DIAGRAM (with TDA8172)



9102T-05.EPS

PACKAGE MECHANICAL DATA

20 PINS - PLASTIC DIP (0.25)



PM-DIP20.EPS

Dimensions	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
a1	0.254			0.010		
B	1.39		1.65	0.055		0.065
b		0.45			0.018	
b1		0.25			0.010	
D			25.4			1.000
E		8.5			0.335	
e		2.54			0.100	
e3		22.86			0.900	
F			7.1			0.280
i			3.93			0.155
L		3.3			0.130	
Z			1.34			0.053

DIP20.TBL

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No licence is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1994 SGS-THOMSON Microelectronics - All Rights Reserved

Purchase of I²C Components of SGS-THOMSON Microelectronics, conveys a license under the Philips I²C Patent. Rights to use these components in a I²C system, is granted provided that the system conforms to the I²C Standard Specifications as defined by Philips.

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco
The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.